Streaming SIMD Extensions (SSE) Prefetch T2 Instructions Missing all Caches

This event counts the number of prefetch T2 instructions that miss all caches.