FIFO Buffer

The fetch stage on the Pentium(R) processor with MMX(TM) technology support includes a First-In, First-Out (FIFO) instruction buffer, with four entries.

For each cycle, up to two instructions can be issued into the FIFO buffer and up to two (different) instructions can be issued to the pipeline.