

# Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual

Volume 2B: Instruction Set Reference, N-Z

**NOTE:** The Intel 64 and IA-32 Architectures Software Developer's Manual consists of five volumes: *Basic Architecture*, Order Number 253665; *Instruction Set Reference A-M*, Order Number 253666; *Instruction Set Reference N-Z*, Order Number 253667; *System Programming Guide, Part 1*, Order Number 253668; *System Programming Guide, Part 2*, Order Number 253669. Refer to all five volumes when evaluating your design needs.

Order Number: 253667-022US November 2006 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANT-ED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. INTEL PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS.

Intel may make changes to specifications and product descriptions at any time, without notice.

Developers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Improper use of reserved or undefined features or instructions may cause unpredictable behavior or failure in developer's software code when running on an Intel processor. Intel reserves these features or instructions for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from their unauthorized use.

The Intel<sup>®</sup> 64 architecture processors may contain design defects or errors known as errata. Current characterized errata are available on request.

Hyper-Threading Technology requires a computer system with an Intel<sup>®</sup> processor supporting Hyper-Threading Technology and an HT Technology enabled chipset, BIOS and operating system. Performance will vary depending on the specific hardware and software you use. For more information, see http://www.intel.com/technology/hyperthread/index.htm; including details on which processors support HT Technology.

Intel<sup>®</sup> Virtualization Technology requires a computer system with an enabled Intel<sup>®</sup> processor, BIOS, virtual machine monitor (VMM) and for some uses, certain platform software enabled for it. Functionality, performance or other benefits will\_vary depending on hardware and software configurations. Intel<sup>®</sup> Virtualization Technology-enabled BIOS and VMM applications are currently in development.

64-bit computing on Intel architecture requires a computer system with a processor, chipset, BIOS, operating system, device drivers and applications enabled for Intel<sup>®</sup> 64 architecture. Processors will not operate (including 32-bit operation) without an Intel<sup>®</sup> 64 architecture-enabled BIOS. Performance will vary depending on your hardware and software configurations. Consult with your system vendor for more information.

Enabling Execute Disable Bit functionality requires a PC with a processor with Execute Disable Bit capability and a supporting operating system. Check with your PC manufacturer on whether your system delivers Execute Disable Bit functionality.

Intel, Pentium, Intel Xeon, Intel NetBurst, Intel Core Solo, Intel Core Duo, Intel Core 2 Duo, Intel Core 2 Extreme, Intel Pentium D, Itanium, Intel SpeedStep, MMX, and VTune are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

\*Other names and brands may be claimed as the property of others.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation P.O. Box 5937 Denver, CO 80217-9808

or call 1-800-548-4725 or visit Intel's website at http://www.intel.com

Copyright © 1997-2006 Intel Corporation

# 4.1 INSTRUCTIONS (N-Z)

Chapter 4 continues an alphabetical discussion of Intel<sup>®</sup> 64 and IA-32 instructions (N-Z). See also: Chapter 3, "Instruction Set Reference, A-M," in the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A.* 

# **NEG—Two's Complement Negation**

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
F6 /3	NEG r/m8	Valid	Valid	Two's complement negate <i>r/m8.</i>
REX + F6 /3	NEG <i>r/m8*</i>	Valid	N.E.	Two's complement negate <i>r/m8.</i>
F7 /3	NEG <i>r/m16</i>	Valid	Valid	Two's complement negate r/m16.
F7 /3	NEG <i>r/m32</i>	Valid	Valid	Two's complement negate r/m32.
REX.W + F7 /3	NEG r/m64	Valid	N.E.	Two's complement negate r/m64.

#### NOTES:

\* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

# Description

Replaces the value of operand (the destination operand) with its two's complement. (This operation is equivalent to subtracting the operand from 0.) The destination operand is located in a general-purpose register or a memory location.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

# Operation

```
IF DEST = 0
THEN CF \leftarrow 0;
ELSE CF \leftarrow 1;
FI;
DEST \leftarrow [- (DEST)]
```

# **Flags Affected**

The CF flag set to 0 if the source operand is 0; otherwise it is set to 1. The OF, SF, ZF, AF, and PF flags are set according to the result.

# **Protected Mode Exceptions**

#GP(0)	If the destination is located in a non-writable segment.			
	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.			
	If the DS, ES, FS, or GS register contains a NULL segment selector.			
#SS(0)	If a memory operand effective address is outside the SS segment limit.			
#PF(fault-code)	If a page fault occurs.			
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.			

# **Real-Address Mode Exceptions**

#GP	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS	If a memory operand effective address is outside the SS segment limit.

## Virtual-8086 Mode Exceptions

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made.

#### **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#### **64-Bit Mode Exceptions**

- #SS(0) If a memory address referencing the SS segment is in a non-canonical form.
- #GP(0) If the memory address is in a non-canonical form.

#PF(fault-code) For a page fault.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Opcode	Instructio n	64-Bit Mode	Compat/ Leg Mode	Description
90	NOP	Valid	Valid	One byte no-operation instruction.
0F 1F /0	NOP r/m16	Valid	Valid	Multi-byte no-operation instruction.
0F 1F /0	NOP r/m32	Valid	Valid	Multi-byte no-operation instruction.

# **NOP—No Operation**

## Description

This instruction performs no operation. It is a one-byte or multi-byte NOP that takes up space in the instruction stream but does not impact machine context, except for the EIP register.

The multi-byte form of NOP is available on processors with model encoding:

• CPUID.01H.EAX[Bytes 11:8] = 0110B or 1111B

The multi-byte NOP instruction does not alter the content of a register and will not issue a memory operation. The instruction's operation is the same in non-64-bit modes and 64-bit mode.

# Operation

The one-byte NOP instruction is an alias mnemonic for the XCHG (E)AX, (E)AX instruction.

The multi-byte NOP instruction performs no operation on supported processors and generates undefined opcode exception on processors that do not support the multi-byte NOP instruction.

The memory operand form of the instruction allows software to create a byte sequence of "no operation" as one instruction. For situations where multiple-byte NOPs are needed, the recommended operations (32-bit mode and 64-bit mode) are:

Length	Assembly	Byte Sequence
2 bytes	66 NOP	66 90H
3 bytes	NOP DWORD ptr [EAX]	0F 1F 00H
4 bytes	NOP DWORD ptr [EAX + 00H]	0F 1F 40 00H
5 bytes	NOP DWORD ptr [EAX + EAX*1 + 00H]	0F 1F 44 00 00H
6 bytes	66 NOP DWORD ptr [EAX + EAX*1 + 00H]	66 0F 1F 44 00 00H

# Table 4-1. Recommended Multi-Byte Sequence of NOP Instruction

Length	Assembly	Byte Sequence
7 bytes	NOP DWORD ptr [EAX + 00000000H]	0F 1F 80 00 00 00 00H
8 bytes	NOP DWORD ptr [EAX + EAX*1 + 00000000H]	0F 1F 84 00 00 00 00 00H
9 bytes	66 NOP DWORD ptr [EAX + EAX*1 + 00000000H]	66 0F 1F 84 00 00 00 00 00H

# Table 4-1. Recommended Multi-Byte Sequence of NOP Instruction (Contd.)

# **Flags Affected**

None.

# Exceptions (All Operating Modes)

None.

Opcode	Instructio N	64-Bit Mode	Compat/ Leg Mode	Description
F6 /2	NOT <i>r/m8</i>	Valid	Valid	Reverse each bit of <i>r/m8.</i>
REX + F6 /2	NOT <i>r/m8*</i>	Valid	N.E.	Reverse each bit of <i>r/m8.</i>
F7 /2	NOT <i>r/m16</i>	Valid	Valid	Reverse each bit of <i>r/m16.</i>
F7 /2	NOT <i>r/m32</i>	Valid	Valid	Reverse each bit of <i>r/m32.</i>
REX.W + F7 /2	NOT <i>r/m64</i>	Valid	N.E.	Reverse each bit of <i>r/m64.</i>

# NOT—One's Complement Negation

NOTES:

\* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

## Description

Performs a bitwise NOT operation (each 1 is set to 0, and each 0 is set to 1) on the destination operand and stores the result in the destination operand location. The destination operand can be a register or a memory location.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

# Operation

 $\mathsf{DEST} \gets \mathsf{NOT} \; \mathsf{DEST};$ 

#### **Flags Affected**

None.

#### **Protected Mode Exceptions**

#GP(0)	If the destination operand points to a non-writable segment. If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	If the DS, ES, FS, or GS register contains a NULL segment selector.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.

#AC(0)	If alignment checking is enabled and an unaligned memory
	reference is made while the current privilege level is 3.

#### **Real-Address Mode Exceptions**

#GP	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS	If a memory operand effective address is outside the SS segment limit.

### Virtual-8086 Mode Exceptions

If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If a memory operand effective address is outside the SS segment limit.
If a page fault occurs.
If alignment checking is enabled and an unaligned memory reference is made.

# **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#### **64-Bit Mode Exceptions**

- #SS(0) If a memory address referencing the SS segment is in a non-canonical form.
- #GP(0) If the memory address is in a non-canonical form.

#PF(fault-code)If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# **OR**—Logical Inclusive OR

		64-Bit	Compat/	
Opcode	Instruction	Mode	Leg Mode	Description
OC ib	OR AL, i <i>mm8</i>	Valid	Valid	AL OR <i>imm8.</i>
OD <i>iw</i>	OR AX, i <i>mm16</i>	Valid	Valid	AX OR imm16.
OD id	OR EAX, i <i>mm32</i>	Valid	Valid	EAX OR imm32.
REX.W + OD id	OR RAX, i <i>mm32</i>	Valid	N.E.	RAX OR imm32 (sign- extended).
80 /1 <i>ib</i>	0R <i>r/m8, imm8</i>	Valid	Valid	r/m8 OR imm8.
REX + 80 /1 <i>ib</i>	0R	Valid	N.E.	r/m8 OR imm8.
81 /1 <i>iw</i>	OR r/m16, imm16	Valid	Valid	r/m16 OR imm16.
81 /1 id	OR r/m32, imm32	Valid	Valid	r/m32 OR imm32.
REX.W + 81 /1 id	OR r/m64, imm32	Valid	N.E.	r/m64 OR imm32 (sign- extended).
83 /1 <i>ib</i>	OR r/m16, imm8	Valid	Valid	r/m16 OR imm8 (sign- extended).
83 /1 <i>ib</i>	OR r/m32, imm8	Valid	Valid	r/m32 OR imm8 (sign- extended).
REX.W + 83 /1 <i>ib</i>	OR r/m64, imm8	Valid	N.E.	r/m64 OR imm8 (sign- extended).
08 /r	0R <i>r/m8, r8</i>	Valid	Valid	<i>r/m8</i> OR <i>r8.</i>
REX + 08 / <i>r</i>	0R <i>r/m8*, r8*</i>	Valid	N.E.	<i>r/m8</i> OR <i>r8.</i>
09 /r	OR r/m16, r16	Valid	Valid	r/m16 OR r16.
09 /r	OR r/m32, r32	Valid	Valid	г/m32 OR r32.
REX.W + 09 /r	0R r/m64, r64	Valid	N.E.	r/m64 OR r64.
0A / <i>r</i>	OR <i>r8, r/m8</i>	Valid	Valid	r8 OR r/m8.
REX + 0A / <i>r</i>	0R <i>r8*, r/m8*</i>	Valid	N.E.	<i>r8</i> OR <i>r/m8.</i>
0B / <i>r</i>	OR <i>r16, r/m16</i>	Valid	Valid	r16 OR r/m16.
0B / <i>r</i>	OR <i>r32, r/m32</i>	Valid	Valid	r32 OR r/m32.
REX.W + 0B / <i>r</i>	0R <i>r64, r/m64</i>	Valid	N.E.	r64 OR r/m64.

# NOTES:

\* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

# Description

Performs a bitwise inclusive OR operation between the destination (first) and source (second) operands and stores the result in the destination operand location. The source operand can be an immediate, a register, or a memory location; the destination operand can be a register or a memory location. (However, two memory operands cannot be used in one instruction.) Each bit of the result of the OR instruction is

set to 0 if both corresponding bits of the first and second operands are 0; otherwise, each bit is set to 1.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

# Operation

DEST  $\leftarrow$  DEST OR SRC;

## **Flags Affected**

The OF and CF flags are cleared; the SF, ZF, and PF flags are set according to the result. The state of the AF flag is undefined.

#### **Protected Mode Exceptions**

#GP(0)	If the destination operand points to a non-writable segment.
	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	If the DS, ES, FS, or GS register contains a NULL segment selector.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

#### **Real-Address Mode Exceptions**

#GP	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS	If a memory operand effective address is outside the SS segment limit.

#### Virtual-8086 Mode Exceptions

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made.

# **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# **ORPD—Bitwise Logical OR of Double-Precision Floating-Point Values**

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
66 0F 56 /r	ORPD xmm1, xmm2/m128	Valid	Valid	Bitwise OR of <i>xmm2/m128</i> and <i>xmm1</i> .

# Description

Performs a bitwise logical OR of the two packed double-precision floating-point values from the source operand (second operand) and the destination operand (first operand), and stores the result in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

## Operation

DEST[127:0] ← DEST[127:0] BitwiseOR SRC[127:0];

#### Intel<sup>®</sup> C/C++ Compiler Intrinsic Equivalent

ORPD \_\_m128d \_mm\_or\_pd(\_\_m128d a, \_\_m128d b)

#### SIMD Floating-Point Exceptions

None.

#### **Protected Mode Exceptions**

#GP(0)	For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
	If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0)	For an illegal address in the SS segment.
#PF(fault-code)	For a page fault.
#NM	If CR0.TS[bit 3] = 1.
#UD	If CR0.EM[bit 2] = 1.
	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE2[bit $26$ ] = 0.

# **Real-Address Mode Exceptions**

#GP(0)	If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM	If CR0.TS[bit 3] = 1.
#UD	If CR0.EM[bit 2] = 1.
	If $CR4.OSFXSR[bit 9] = 0.$
	If CPUID.01H: EDX.SSE2[bit 26] = $0$ .

# Virtual-8086 Mode Exceptions

Same exceptions as	in Real Address Mode
#PF(fault-code)	For a page fault.

# **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
	If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#PF(fault-code)	For a page fault.
#NM	If CR0.TS[bit 3] = 1.
#UD	If CR0.EM[bit 2] = 1.
	If $CR4.OSFXSR[bit 9] = 0.$
	If CPUID.01H: EDX.SSE2[bit 26] = $0$ .

# **ORPS—Bitwise Logical OR of Single-Precision Floating-Point Values**

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F 56 /r	ORPS xmm1, xmm2/m128	Valid	Valid	Bitwise OR of xmm2/m128 and xmm1.

# Description

Performs a bitwise logical OR of the four packed single-precision floating-point values from the source operand (second operand) and the destination operand (first operand), and stores the result in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

## Operation

DEST[127:0]  $\leftarrow$  DEST[127:0] BitwiseOR SRC[127:0];

#### Intel C/C++ Compiler Intrinsic Equivalent

ORPS \_\_m128 \_mm\_or\_ps(\_\_m128 a, \_\_m128 b)

#### SIMD Floating-Point Exceptions

None.

#### **Protected Mode Exceptions**

#GP(0)	For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
	If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0)	For an illegal address in the SS segment.
#PF(fault-code)	For a page fault.
#NM	If CR0.TS[bit 3] = 1.
#UD	If CR0.EM[bit 2] = 1.
	If $CR4.OSFXSR[bit 9] = 0.$
	If CPUID.01H: $EDX.SSE[bit 25] = 0.$

# **Real-Address Mode Exceptions**

#GP(0)	If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM	If CR0.TS[bit 3] = 1.
#UD	If CR0.EM[bit 2] = 1.
	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H:EDX.SSE[bit 25] = 0.

# Virtual-8086 Mode Exceptions

Same exceptions as	in Real Address Mode
#PF(fault-code)	For a page fault.

# **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
	If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#PF(fault-code)	For a page fault.
#NM	If CR0.TS[bit 3] = 1.
#UD	If CR0.EM[bit 2] = 1.
	If $CR4.OSFXSR[bit 9] = 0.$
	If CPUID.01H: $EDX.SSE[bit 25] = 0.$

# **OUT-Output to Port**

Opcode*	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
E6 ib	out <i>imm8</i> , Al	Valid	Valid	Output byte in AL to I/O port address <i>imm8</i> .
E7 ib	out <i>imm8</i> , AX	Valid	Valid	Output word in AX to I/O port address <i>imm8.</i>
E7 ib	out <i>imm8</i> , eax	Valid	Valid	Output doubleword in EAX to I/O port address <i>imm8</i> .
EE	OUT DX, AL	Valid	Valid	Output byte in AL to I/O port address in DX.
EF	OUT DX, AX	Valid	Valid	Output word in AX to I/O port address in DX.
EF	OUT DX, EAX	Valid	Valid	Output doubleword in EAX to I/O port address in DX.

#### NOTES:

\* See IA-32 Architecture Compatibility section below.

# Description

Copies the value from the second operand (source operand) to the I/O port specified with the destination operand (first operand). The source operand can be register AL, AX, or EAX, depending on the size of the port being accessed (8, 16, or 32 bits, respectively); the destination operand can be a byte-immediate or the DX register. Using a byte immediate allows I/O port addresses 0 to 255 to be accessed; using the DX register as a source operand allows I/O ports from 0 to 65,535 to be accessed.

The size of the I/O port being accessed is determined by the opcode for an 8-bit I/O port or by the operand-size attribute of the instruction for a 16- or 32-bit I/O port.

At the machine code level, I/O instructions are shorter when accessing 8-bit I/O ports. Here, the upper eight bits of the port address will be 0.

This instruction is only useful for accessing I/O ports located in the processor's I/O address space. See Chapter 13, "Input/Output," in the *Intel® 64 and IA-32 Architec-tures Software Developer's Manual, Volume 1,* for more information on accessing I/O ports in the I/O address space.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

# IA-32 Architecture Compatibility

After executing an OUT instruction, the Pentium<sup>®</sup> processor insures that the EWBE# pin has been sampled active before it begins to execute the next instruction. (Note that the instruction can be prefetched if EWBE# is not active, but it will not be

executed until the EWBE# pin is sampled active.) Only the Pentium processor family has the EWBE# pin.

# Operation

```
IF ((PE = 1) and ((CPL > IOPL) or (VM = 1)))

THEN (* Protected mode with CPL > IOPL or virtual-8086 mode *)

IF (Any I/O Permission Bit for I/O port being accessed = 1)

THEN (* I/O operation is not allowed *)

#GP(0);

ELSE ( * I/O operation is allowed *)

DEST \leftarrow SRC; (* Writes to selected I/O port *)

FI;

ELSE (Real Mode or Protected Mode with CPL \leq IOPL *)

DEST \leftarrow SRC; (* Writes to selected I/O port *)

FI;
```

# **Flags Affected**

None.

## **Protected Mode Exceptions**

#GP(0)

If the CPL is greater than (has less privilege) the I/O privilege level (IOPL) and any of the corresponding I/O permission bits in TSS for the I/O port being accessed is 1.

# **Real-Address Mode Exceptions**

None.

# Virtual-8086 Mode Exceptions

#GP(0)If any of the I/O permission bits in the TSS for the I/O port being<br/>accessed is 1.#PF(fault-code)If a page fault occurs.

# **Compatibility Mode Exceptions**

Same as protected mode exceptions.

# **64-Bit Mode Exceptions**

Same as protected mode exceptions.

# OUTS/OUTSB/OUTSW/OUTSD—Output String to Port

Opcode*	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
6E	OUTS DX, m8	Valid	Valid	Output byte from memory location specified in DS:(E)SI or RSI to I/O port specified in DX**.
6F	OUTS DX, m16	Valid	Valid	Output word from memory location specified in DS:(E)SI or RSI to I/O port specified in DX**.
6F	OUTS DX, <i>m32</i>	Valid	Valid	Output doubleword from memory location specified in DS:(E)SI or RSI to I/O port specified in DX**.
6E	OUTSB	Valid	Valid	Output byte from memory location specified in DS:(E)SI or RSI to I/O port specified in DX**.
6F	OUTSW	Valid	Valid	Output word from memory location specified in DS:(E)SI or RSI to I/O port specified in DX**.
6F	OUTSD	Valid	Valid	Output doubleword from memory location specified in DS:(E)SI or RSI to I/O port specified in DX**.

#### NOTES:

\* See IA-32 Architecture Compatibility section below.

\*\* In 64-bit mode, only 64-bit (RSI) and 32-bit (ESI) address sizes are supported. In non-64-bit mode, only 32-bit (ESI) and 16-bit (SI) address sizes are supported.

# Description

Copies data from the source operand (second operand) to the I/O port specified with the destination operand (first operand). The source operand is a memory location, the address of which is read from either the DS:SI, DS:ESI or the RSI registers (depending on the address-size attribute of the instruction, 16, 32 or 64, respectively). (The DS segment may be overridden with a segment override prefix.) The destination operand is an I/O port address (from 0 to 65,535) that is read from the DX register. The size of the I/O port being accessed (that is, the size of the source and destination operands) is determined by the opcode for an 8-bit I/O port.

At the assembly-code level, two forms of this instruction are allowed: the "explicitoperands" form and the "no-operands" form. The explicit-operands form (specified with the OUTS mnemonic) allows the source and destination operands to be specified explicitly. Here, the source operand should be a symbol that indicates the size of the I/O port and the source address, and the destination operand must be DX. This explicit-operands form is provided to allow documentation; however, note that the documentation provided by this form can be misleading. That is, the source operand symbol must specify the correct **type** (size) of the operand (byte, word, or doubleword), but it does not have to specify the correct **location**. The location is always specified by the DS: (E)SI or RSI registers, which must be loaded correctly before the OUTS instruction is executed.

The no-operands form provides "short forms" of the byte, word, and doubleword versions of the OUTS instructions. Here also DS: (E)SI is assumed to be the source operand and DX is assumed to be the destination operand. The size of the I/O port is specified with the choice of mnemonic: OUTSB (byte), OUTSW (word), or OUTSD (doubleword).

After the byte, word, or doubleword is transferred from the memory location to the I/O port, the SI/ESI/RSI register is incremented or decremented automatically according to the setting of the DF flag in the EFLAGS register. (If the DF flag is 0, the (E)SI register is incremented; if the DF flag is 1, the SI/ESI/RSI register is decremented.) The SI/ESI/RSI register is incremented or decremented by 1 for byte operations, by 2 for word operations, and by 4 for doubleword operations.

The OUTS, OUTSB, OUTSW, and OUTSD instructions can be preceded by the REP prefix for block input of ECX bytes, words, or doublewords. See "REP/REPE/REPZ /REPNE/REPNZ—Repeat String Operation Prefix" in this chapter for a description of the REP prefix. This instruction is only useful for accessing I/O ports located in the processor's I/O address space. See Chapter 13, "Input/Output," in the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1*, for more information on accessing I/O ports in the I/O address space.

In 64-bit mode, the default operand size is 32 bits; operand size is not promoted by the use of REX.W. In 64-bit mode, the default address size is 64 bits, and 64-bit address is specified using RSI by default. 32-bit address using ESI is support using the prefix 67H, but 16-bit address is not supported in 64-bit mode.

#### **IA-32 Architecture Compatibility**

After executing an OUTS, OUTSB, OUTSW, or OUTSD instruction, the Pentium processor insures that the EWBE# pin has been sampled active before it begins to execute the next instruction. (Note that the instruction can be prefetched if EWBE# is not active, but it will not be executed until the EWBE# pin is sampled active.) Only the Pentium processor family has the EWBE# pin.

For the Pentium 4, Intel<sup>®</sup> Xeon<sup>®</sup>, and P6 processor family, upon execution of an OUTS, OUTSB, OUTSW, or OUTSD instruction, the processor will not execute the next instruction until the data phase of the transaction is complete.

# Operation

```
IF ((PE = 1) and ((CPL > IOPL) or (VM = 1)))
   THEN (* Protected mode with CPL > IOPL or virtual-8086 mode *)
         IF (Any I/O Permission Bit for I/O port being accessed = 1)
              THEN (* I/O operation is not allowed *)
                   #GP(0);
              ELSE (* I/O operation is allowed *)
                   DEST \leftarrow SRC; (* Writes to I/O port *)
         FI;
   ELSE (Real Mode or Protected Mode or 64-Bit Mode with CPL \leq IOPL *)
         DEST \leftarrow SRC; (* Writes to I/O port *)
FI;
Byte transfer:
   IF 64-bit mode
         Then
              IF 64-Bit Address Size
                   THEN
                         IF DF = 0
                              THEN RSI \leftarrow RSI RSI + 1;
                              ELSE RSI \leftarrow RSI or - 1;
                        FI;
                   ELSE (* 32-Bit Address Size *)
                         IF DF = 0
                                         ESI \leftarrow ESI + 1;
                              THEN
                              ELSE
                                         ESI \leftarrow ESI - 1;
                        FI;
              FI;
         ELSE
              IF DF = 0
                   THEN
                              (E)SI \leftarrow (E)SI + 1;
                   ELSE (E)SI \leftarrow (E)SI - 1;
              FI;
   FI:
Word transfer:
   IF 64-bit mode
         Then
              IF 64-Bit Address Size
                   THEN
                         IF DF = 0
                              THEN RSI \leftarrow RSI RSI + 2;
                              ELSE RSI \leftarrow RSI or - 2;
                        FI;
```

```
ELSE (* 32-Bit Address Size *)
                           IF DF = 0
                                THEN
                                            ESI \leftarrow ESI + 2;
                                ELSE
                                            ESI \leftarrow ESI - 2;
                           FI;
               FI;
          ELSE
               IF DF = 0
                     THEN
                                (E)SI \leftarrow (E)SI + 2;
                     ELSE (E)SI \leftarrow (E)SI - 2;
               FI;
    FI:
Doubleword transfer:
    IF 64-bit mode
          Then
               IF 64-Bit Address Size
                     THEN
                           IF DF = 0
                                THEN RSI \leftarrow RSI RSI + 4;
                                ELSE RSI \leftarrow RSI or - 4;
                           FI:
                     ELSE (* 32-Bit Address Size *)
                           IF DF = 0
                                THEN
                                            ESI \leftarrow ESI + 4;
                                            ESI \leftarrow ESI - 4;
                                ELSE
                           FI;
               FI;
          ELSE
               IF DF = 0
                     THEN
                                (E)SI \leftarrow (E)SI + 4;
                     ELSE (E)SI \leftarrow (E)SI - 4;
               FI;
    FI;
```

# **Flags Affected**

None.

#### **Protected Mode Exceptions**

#GP(0)

If the CPL is greater than (has less privilege) the I/O privilege level (IOPL) and any of the corresponding I/O permission bits in TSS for the I/O port being accessed is 1.

	If a memory operand effective address is outside the limit of the CS, DS, ES, FS, or GS segment.
	If the segment register contains a NULL segment selector.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# **Real-Address Mode Exceptions**

#GP	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS	If a memory operand effective address is outside the SS segment limit.

# Virtual-8086 Mode Exceptions

#GP(0)	If any of the I/O permission bits in the TSS for the I/O port being accessed is 1.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made.

# **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the CPL is greater than (has less privilege) the I/O privilege level (IOPL) and any of the corresponding I/O permission bits in TSS for the I/O port being accessed is 1.
	If the memory address is in a non-canonical form.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# PABSB/PABSW/PABSD — Packed Absolute Value

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F 38 1C /r	PABSB mm1, mm2/m64	Valid	Valid	Compute the absolute value of bytes in mm2/m64 and store UNSIGNED result in mm1.
66 0F 38 1C /r	PABSB xmm1, xmm2/m128	Valid	Valid	Compute the absolute value of bytes in xmm2/m128 and store UNSIGNED result in xmm1.
0F 38 1D /r	PABSW mm1, mm2/m64	Valid	Valid	Compute the absolute value of 16- bit integers in mm2/m64 and store UNSIGNED result in mm1.
66 0F 38 1D /r	PABSW xmm1, xmm2/m128	Valid	Valid	Compute the absolute value of 16- bit integers in xmm2/m128 and store UNSIGNED result in xmm1.
0F 38 1E /r	PABSD mm1, mm2/m64	Valid	Valid	Compute the absolute value of 32- bit integers in mm2/m64 and store UNSIGNED result in mm1.
66 0F 38 1E /r	PABSD xmm1, xmm2/m128	Valid	Valid	Compute the absolute value of 32- bit integers in xmm2/m128 and store UNSIGNED result in xmm1.

# Description

PABSB/W/D computes the absolute value of each data element of the source operand (the second operand) and stores the UNSIGNED results in the destination operand (the first operand). PABSB operates on signed bytes, PABSW operates on 16-bit words, and PABSD operates on signed 32-bit integers. The source operand can be an MMX register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX or an XMM register. Both operands can be MMX register or XMM registers. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16byte boundary or a general-protection exception (#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.

# Operation

PABSB with 64 bit operands

Unsigned DEST[7..0] <- ABS(SRC[7..0]) Repeat operation for 2nd through 7th bytes Unsigned DEST[63..56] <- ABS(SRC[63..56]) PABSB with 128 bit operands: Unsigned DEST[7..0] <- ABS(SRC[7..0]) Repeat operation for 2nd through 15th bytes Unsigned DEST[127..120] <- ABS(SRC[127..120])

PABSW with 64 bit operands: Unsigned DEST[15..0] <- ABS(SRC[15..0]) Repeat operation for 2nd through 3rd 16-bit words Unsigned DEST[63..48] <- ABS(SRC[63..48])

PABSW with 128 bit operands: Unsigned DEST[15..0] <- ABS(SRC[15..0]) Repeat operation for 2nd through 7th 16-bit words Unsigned DEST[127..112] <- ABS(SRC[127..112])

PABSD with 64 bit operands: Unsigned DEST[31.0] <- ABS(SRC[31.0]) Unsigned DEST[63.32] <- ABS(SRC[63.32])

PABSD with 128 bit operands: Unsigned DEST[31.0] <- ABS(SRC[31.0]) Repeat operation for 2nd through 3rd 32-bit double words Unsigned DEST[127..96] <- ABS(SRC[127..96])

# Intel C/C++ Compiler Intrinsic Equivalents

- PABSB \_\_\_m64 \_mm\_abs\_pi8 (\_\_m64 a)
- PABSB \_\_m128i \_mm\_abs\_epi8 (\_\_m128i a)
- PABSW \_\_\_m64 \_mm\_abs\_pi16 (\_\_\_m64 a)

PABSW \_\_m128i \_mm\_abs\_epi16 (\_\_m128i a)

- PABSD \_\_\_m64 \_mm\_abs\_pi32 (\_\_\_m64 a)
- PABSD \_\_m128i \_mm\_abs\_epi32 (\_\_m128i a)

# **Protected Mode Exceptions**

#GP(0):	If a memory operand effective address is outside the CS, DS, ES, FS or GS segments.
	(128-bit operations only) If not aligned on 16-byte boundary, regardless of segment.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.

#### **INSTRUCTION SET REFERENCE, N-Z**

#UD	If $CRO.EM = 1$ .
	(128-bit operations only) If CR4.OSFXSR(bit 9) = 0.
	If CPUID.SSSE3(ECX bit 9) = 0.
#NM	If TS bit in CR0 is set.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#AC(0)	(64-bit operations only) If alignment checking is enabled and unaligned memory reference is made while the current privilege level is 3.

# **Real Mode Exceptions**

#GP(0):	If any part of the operand lies outside of the effective address space from 0 to 0FFFFH.
	(128-bit operations only) If not aligned on 16-byte boundary, regardless of segment.
#UD:	If $CRO.EM = 1$ .
	(128-bit operations only) If CR4.OSFXSR(bit 9) = 0.
	If CPUID.SSSE3(ECX bit 9) = $0$
#NM	If TS bit in CR0 is set.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

## Virtual 8086 Mode Exceptions

Same exceptions as in Real Address Mode.

#PF(fault-code)If a page fault occurs.#AC(0)(64-bit operations only) If alignment checking is enabled and<br/>unaligned memory reference is made.

# **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
	(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: ECX.SSSE3[bit 9] = 0.
#NM	If CR0.TS[bit 3] = 1.

#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# PACKSSWB/PACKSSDW—Pack with Signed Saturation

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F 63 /r	PACKSSWB mm1, mm2/m64	Valid	Valid	Converts 4 packed signed word integers from <i>mm1</i> and from <i>mm2/m64</i> into 8 packed signed byte integers in <i>mm1</i> using signed saturation.
66 0F 63 /r	PACKSSWB xmm1, xmm2/m128	Valid	Valid	Converts 8 packed signed word integers from xmm1 and from xxm2/m128 into 16 packed signed byte integers in xxm1 using signed saturation.
0F 6B /r	PACKSSDW mm1, mm2/m64	Valid	Valid	Converts 2 packed signed doubleword integers from <i>mm1</i> and from <i>mm2/m64</i> into 4 packed signed word integers in <i>mm1</i> using signed saturation.
66 0F 6B /r	PACKSSDW xmm1, xmm2/m128	Valid	Valid	Converts 4 packed signed doubleword integers from <i>xmm1</i> and from <i>xxm2/m128</i> into 8 packed signed word integers in <i>xxm1</i> using signed saturation.

# Description

Converts packed signed word integers into packed signed byte integers (PACKSSWB) or converts packed signed doubleword integers into packed signed word integers (PACKSSDW), using saturation to handle overflow conditions. See Figure 4-1 for an example of the packing operation.




Figure 4-1. Operation of the PACKSSDW Instruction Using 64-bit Operands

The PACKSSWB instruction converts 4 or 8 signed word integers from the destination operand (first operand) and 4 or 8 signed word integers from the source operand (second operand) into 8 or 16 signed byte integers and stores the result in the desti-

nation operand. If a signed word integer value is beyond the range of a signed byte integer (that is, greater than 7FH for a positive integer or greater than 80H for a negative integer), the saturated signed byte integer value of 7FH or 80H, respectively, is stored in the destination.

The PACKSSDW instruction packs 2 or 4 signed doublewords from the destination operand (first operand) and 2 or 4 signed doublewords from the source operand (second operand) into 4 or 8 signed words in the destination operand (see Figure 4-1). If a signed doubleword integer value is beyond the range of a signed word (that is, greater than 7FFFH for a positive integer or greater than 8000H for a negative integer), the saturated signed word integer value of 7FFFH or 8000H, respectively, is stored into the destination.

The PACKSSWB and PACKSSDW instructions operate on either 64-bit or 128-bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. When operating on 128-bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

## Operation

PACKSSWB instruction with 64-bit operands:

 $\mathsf{DEST[63:56]} \leftarrow \mathsf{SaturateSignedWordToSignedByte} \ \mathsf{SRC[63:48]};$ 

PACKSSDW instruction with 64-bit operands:

PACKSSWB instruction with 128-bit operands:

 $\mathsf{DEST[7:0]} \leftarrow \mathsf{SaturateSignedWordToSignedByte} (\mathsf{DEST[15:0]});$ 

DEST[15:8]  $\leftarrow$  SaturateSignedWordToSignedByte (DEST[31:16]);

 $DEST[23:16] \leftarrow SaturateSignedWordToSignedByte (DEST[47:32]);$ 

 $\mathsf{DEST[31:24]} \leftarrow \mathsf{SaturateSignedWordToSignedByte} \ (\mathsf{DEST[63:48]});$ 

 $\mathsf{DEST[39:32]} \leftarrow \mathsf{SaturateSignedWordToSignedByte} \ (\mathsf{DEST[79:64]});$ 

 $\mathsf{DEST}[47:40] \gets \mathsf{SaturateSignedWordToSignedByte} \ (\mathsf{DEST}[95:80]);$ 

$DEST[55:48] \leftarrow SaturateSignedWordToSignedByte (DEST[111:96]);$
DEST[63:56] $\leftarrow$ SaturateSignedWordToSignedByte (DEST[127:112]);
DEST[71:64] $\leftarrow$ SaturateSignedWordToSignedByte (SRC[15:0]);
DEST[79:72] $\leftarrow$ SaturateSignedWordToSignedByte (SRC[31:16]);
DEST[87:80] $\leftarrow$ SaturateSignedWordToSignedByte (SRC[47:32]);
DEST[95:88] $\leftarrow$ SaturateSignedWordToSignedByte (SRC[63:48]);
DEST[103:96] $\leftarrow$ SaturateSignedWordToSignedByte (SRC[79:64]);
DEST[111:104] $\leftarrow$ SaturateSignedWordToSignedByte (SRC[95:80]);
DEST[119:112] $\leftarrow$ SaturateSignedWordToSignedByte (SRC[111:96]);
$DEST[127:120] \leftarrow SaturateSignedWordToSignedByte (SRC[127:112]);$

# PACKSSDW instruction with 128-bit operands:

# Intel C/C++ Compiler Intrinsic Equivalents

PACKSSWB	m64 _mm_packs_pi16(m64 m1,m64 m2)
PACKSSDW	m64 _mm_packs_pi32 (m64 m1,m64 m2)

# **Flags Affected**

None.

# **Protected Mode Exceptions**

	1 A second se Second second se Second second sec
#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.

#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

#### **Real-Address Mode Exceptions**

#GP(0)	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

# Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code)For a page fault.#AC(0)(64-bit operations only) If alignment checking is enabled and an<br/>unaligned memory reference is made.

# **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.		
#GP(0)	If the memory address is in a non-canonical form.		
	(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.		
#UD	If CR0.EM[bit 2] = 1.		
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.		
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.		
#NM	If CR0.TS[bit 3] = 1.		
#MF	(64-bit operations only) If there is a pending x87 FPU exception.		
#PF(fault-code)	If a page fault occurs.		
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.		

# PACKUSWB—Pack with Unsigned Saturation

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F 67 / <i>r</i>	PACKUSWB mm, mm/m64	Valid	Valid	Converts 4 signed word integers from <i>mm</i> and 4 signed word integers from <i>mm/m64</i> into 8 unsigned byte integers in <i>mm</i> using unsigned saturation.
66 0F 67 / <i>r</i>	PACKUSWB xmm1, xmm2/m128	Valid	Valid	Converts 8 signed word integers from <i>xmm1</i> and 8 signed word integers from <i>xmm2/m128</i> into 16 unsigned byte integers in <i>xmm1</i> using unsigned saturation.

## Description

Converts 4 or 8 signed word integers from the destination operand (first operand) and 4 or 8 signed word integers from the source operand (second operand) into 8 or 16 unsigned byte integers and stores the result in the destination operand. (See Figure 4-1 for an example of the packing operation.) If a signed word integer value is beyond the range of an unsigned byte integer (that is, greater than FFH or less than 00H), the saturated unsigned byte integer value of FFH or 00H, respectively, is stored in the destination.

The PACKUSWB instruction operates on either 64-bit or 128-bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. When operating on 128-bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

# Operation

PACKUSWB instruction with 64-bit operands:

DEST[7:0]  $\leftarrow$  SaturateSignedWordToUnsignedByte DEST[15:0];

DEST[15:8] ← SaturateSignedWordToUnsignedByte DEST[31:16];

DEST[23:16]  $\leftarrow$  SaturateSignedWordToUnsignedByte DEST[47:32];

DEST[31:24] ← SaturateSignedWordToUnsignedByte DEST[63:48];

- DEST[39:32] ← SaturateSignedWordToUnsignedByte SRC[15:0];
- $DEST[47:40] \leftarrow SaturateSignedWordToUnsignedByte SRC[31:16];$

 $\mathsf{DEST[55:48]} \leftarrow \mathsf{SaturateSignedWordToUnsignedByte} \ \mathsf{SRC[47:32]};$ 

DEST[63:56] ← SaturateSignedWordToUnsignedByte SRC[63:48];

# PACKUSWB instruction with 128-bit operands:

DEST[7:0]  $\leftarrow$  SaturateSignedWordToUnsignedByte (DEST[15:0]); DEST[15:8]  $\leftarrow$  SaturateSignedWordToUnsignedByte (DEST[31:16]); DEST[23:16]  $\leftarrow$  SaturateSignedWordToUnsignedByte (DEST[47:32]); DEST[31:24]  $\leftarrow$  SaturateSignedWordToUnsignedByte (DEST[63:48]); DEST[39:32]  $\leftarrow$  SaturateSignedWordToUnsignedByte (DEST[79:64]); DEST[47:40]  $\leftarrow$  SaturateSignedWordToUnsignedByte (DEST[95:80]); DEST[55:48]  $\leftarrow$  SaturateSignedWordToUnsignedByte (DEST[111:96]); DEST[63:56]  $\leftarrow$  SaturateSignedWordToUnsignedByte (DEST[127:112]); DEST[71:64]  $\leftarrow$  SaturateSignedWordToUnsignedByte (SRC[15:0]); DEST[79:72]  $\leftarrow$  SaturateSignedWordToUnsignedByte (SRC[31:16]); DEST[87:80]  $\leftarrow$  SaturateSignedWordToUnsignedByte (SRC[47:32]); DEST[95:88]  $\leftarrow$  SaturateSignedWordToUnsignedByte (SRC[63:48]); DEST[103:96]  $\leftarrow$  SaturateSignedWordToUnsignedByte (SRC[79:64]); DEST[111:104]  $\leftarrow$  SaturateSignedWordToUnsignedByte (SRC[95:80]); DEST[119:112] ← SaturateSignedWordToUnsignedByte (SRC[111:96]); DEST[127:120]  $\leftarrow$  SaturateSignedWordToUnsignedByte (SRC[127:112]);

# Intel C/C++ Compiler Intrinsic Equivalent

PACKUSWB \_\_m64 \_mm\_packs\_pu16(\_\_m64 m1, \_\_m64 m2)

# **Flags Affected**

None.

# Protected Mode Exceptions

#GP(0)	If a memory operand effective address is outside the CS, D ES, FS, or GS segment limit.		
	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.		
#SS(0)	If a memory operand effective address is outside the SS segment limit.		
#UD	If CR0.EM[bit 2] = 1.		
	128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.		
#NM	If CR0.TS[bit 3] = 1.		
#MF	(64-bit operations only) If there is a pending x87 FPU exception.		
#PF(fault-code)	If a page fault occurs.		
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.		

# **Real-Address Mode Exceptions**

#GP(0)	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD	If CR0.EM[bit 2] = 1.
	128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

# Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code)For a page fault.#AC(0)(64-bit operations only) If alignment checking is enabled and an<br/>unaligned memory reference is made.

# **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.		
#GP(0)	If the memory address is in a non-canonical form.		
	(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.		
#UD	If CR0.EM[bit 2] = 1.		
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.		
	(128-bit operations only) If CPUID.01H: EDX.SSE2[bit 26] = 0.		
#NM	If CR0.TS[bit 3] = 1.		
#MF	(64-bit operations only) If there is a pending x87 FPU exception.		
#PF(fault-code)	If a page fault occurs.		
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.		

r				
Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
OF FC /r	PADDB <i>mm,</i> mm/m64	Valid	Valid	Add packed byte integers from <i>mm/m64</i> and <i>mm</i> .
66 OF FC / <i>r</i>	PADDB xmm1, xmm2/m128	Valid	Valid	Add packed byte integers from xmm2/m128 and xmm1.
OF FD /r	PADDW mm, mm/m64	Valid	Valid	Add packed word integers from <i>mm/m64</i> and <i>mm</i> .
66 OF FD / <i>r</i>	PADDW xmm1, xmm2/m128	Valid	Valid	Add packed word integers from xmm2/m128 and xmm1.
OF FE /r	PADDD <i>mm,</i> mm/m64	Valid	Valid	Add packed doubleword integers from <i>mm/m64</i> and <i>mm</i> .
66 0F FE / <i>r</i>	PADDD xmm1, xmm2/m128	Valid	Valid	Add packed doubleword integers from <i>xmm2/m128</i> and <i>xmm1</i> .

# PADDB/PADDW/PADDD—Add Packed Integers

# Description

Performs a SIMD add of the packed integers from the source operand (second operand) and the destination operand (first operand), and stores the packed integer results in the destination operand. See Figure 9-4 in the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1,* for an illustration of a SIMD operation. Overflow is handled with wraparound, as described in the following paragraphs.

These instructions can operate on either 64-bit or 128-bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. When operating on 128-bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.

The PADDB instruction adds packed byte integers. When an individual result is too large to be represented in 8 bits (overflow), the result is wrapped around and the low 8 bits are written to the destination operand (that is, the carry is ignored).

The PADDW instruction adds packed word integers. When an individual result is too large to be represented in 16 bits (overflow), the result is wrapped around and the low 16 bits are written to the destination operand.

The PADDD instruction adds packed doubleword integers. When an individual result is too large to be represented in 32 bits (overflow), the result is wrapped around and the low 32 bits are written to the destination operand.

Note that the PADDB, PADDW, and PADDD instructions can operate on either unsigned or signed (two's complement notation) packed integers; however, it does not set bits in the EFLAGS register to indicate overflow and/or a carry. To prevent

undetected overflow conditions, software must control the ranges of values operated on.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

# Operation

PADDB instruction with 64-bit operands: DEST[7:0]  $\leftarrow$  DEST[7:0] + SRC[7:0]; (\* Repeat add operation for 2nd through 7th byte \*) DEST[63:56]  $\leftarrow$  DEST[63:56] + SRC[63:56];

```
PADDB instruction with 128-bit operands:

DEST[7:0] ← DEST[7:0] + SRC[7:0];

(* Repeat add operation for 2nd through 14th byte *)

DEST[127:120] ← DEST[111:120] + SRC[127:120];
```

PADDW instruction with 64-bit operands: DEST[15:0]  $\leftarrow$  DEST[15:0] + SRC[15:0]; (\* Repeat add operation for 2nd and 3th word \*) DEST[63:48]  $\leftarrow$  DEST[63:48] + SRC[63:48];

```
PADDW instruction with 128-bit operands:

DEST[15:0] \leftarrow DEST[15:0] + SRC[15:0];

(* Repeat add operation for 2nd through 7th word *)

DEST[127:112] \leftarrow DEST[127:112] + SRC[127:112];
```

```
PADDD instruction with 64-bit operands:

DEST[31:0] \leftarrow DEST[31:0] + SRC[31:0];

DEST[63:32] \leftarrow DEST[63:32] + SRC[63:32];
```

```
PADDD instruction with 128-bit operands:

DEST[31:0] ← DEST[31:0] + SRC[31:0];

(* Repeat add operation for 2nd and 3th doubleword *)

DEST[127:96] ← DEST[127:96] + SRC[127:96];
```

## Intel C/C++ Compiler Intrinsic Equivalents

 PADDB
 \_\_m64 \_mm\_add\_pi8(\_\_m64 m1, \_\_m64 m2)

 PADDB
 \_\_m128i \_mm\_add\_epi8 (\_\_m128ia, \_\_m128ib )

 PADDW
 \_\_m64 \_mm\_addw\_pi16(\_\_m64 m1, \_\_m64 m2)

 PADDW
 \_\_m128i \_mm\_add\_epi16 ( \_\_m128i a, \_\_m128i b)

 PADDD
 \_\_m64 \_mm\_add\_pi32(\_\_m64 m1, \_\_m64 m2)

 PADDD
 \_\_m128i \_mm\_add\_pi32(\_\_m64 m1, \_\_m64 m2)

 PADDD
 \_\_m128i \_mm\_add\_epi32 ( \_\_m128i a, \_\_m128i b)

# **Flags Affected**

None.

# **Protected Mode Exceptions**

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.	
	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.	
#SS(0)	If a memory operand effective address is outside the SS segment limit.	
#UD	If CR0.EM[bit 2] = 1.	
	128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.	
#NM	If CR0.TS[bit 3] = 1.	
#MF	(64-bit operations only) If there is a pending x87 FPU exception.	
#PF(fault-code)	If a page fault occurs.	
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.	

## **Real-Address Mode Exceptions**

#GP(0)	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD	If CR0.EM[bit 2] = 1.
	128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

# Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code)	For a page fault.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

# **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
	(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F D4 / <i>r</i>	PADDQ mm1, mm2/m64	Valid	Valid	Add quadword integer mm2/m64 to mm1.
66 OF D4 /r	PADDQ xmm1, xmm2/m128	Valid	Valid	Add packed quadword integers xmm2/m128 to xmm1.

# PADDQ—Add Packed Quadword Integers

## Description

Adds the first operand (destination operand) to the second operand (source operand) and stores the result in the destination operand. The source operand can be a quadword integer stored in an MMX technology register or a 64-bit memory location, or it can be two packed quadword integers stored in an XMM register or an 128-bit memory location. The destination operand can be a quadword integer stored in an MMX technology register or two packed quadword integers stored in an XMM register. When packed quadword operands are used, a SIMD add is performed. When a quadword result is too large to be represented in 64 bits (overflow), the result is wrapped around and the low 64 bits are written to the destination element (that is, the carry is ignored).

Note that the PADDQ instruction can operate on either unsigned or signed (two's complement notation) integers; however, it does not set bits in the EFLAGS register to indicate overflow and/or a carry. To prevent undetected overflow conditions, software must control the ranges of the values operated on.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

#### Operation

- PADDQ instruction with 64-Bit operands:  $DEST[63:0] \leftarrow DEST[63:0] + SRC[63:0];$
- PADDQ instruction with 128-Bit operands: DEST[63:0] ← DEST[63:0] + SRC[63:0]; DEST[127:64] ← DEST[127:64] + SRC[127:64];

#### Intel C/C++ Compiler Intrinsic Equivalents

PADDQ \_\_\_\_m64 \_\_mm\_add\_si64 (\_\_\_m64 a, \_\_\_m64 b)

PADDQ \_\_m128i \_mm\_add\_epi64 ( \_\_m128i a, \_\_m128i b)

#### **Flags Affected**

None.

# **Numeric Exceptions**

None.

#### **Protected Mode Exceptions**

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.		
	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.		
#SS(0)	If a memory operand effective address is outside the SS segment limit.		
#UD	If CR0.EM[bit 2] = 1.		
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.		
	If CPUID.01H: EDX.SSE2[bit $26$ ] = 0.		
#NM	If CR0.TS[bit 3] = 1.		
#MF	(64-bit operations only) If there is a pending x87 FPU exception.		
#PF(fault-code)	If a page fault occurs.		
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.		

#### **Real-Address Mode Exceptions**

#GP(0)	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE2[bit 26] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

#### Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code)For a page fault.#AC(0)(64-bit operations only) If alignment checking is enabled and an<br/>unaligned memory reference is made.

## **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
	(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE2[bit 26] = $0$ .
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# PADDSB/PADDSW—Add Packed Signed Integers with Signed Saturation

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
OF EC /r	PADDSB mm, mm/m64	Valid	Valid	Add packed signed byte integers from <i>mm/m64 and mm</i> and saturate the results.
66 0F EC / <i>r</i>	PADDSB xmm1, xmm2/m128	Valid	Valid	Add packed signed byte integers from <i>xmm2/m128</i> and <i>xmm1</i> saturate the results.
OF ED /r	PADDSW mm, mm/m64	Valid	Valid	Add packed signed word integers from <i>mm/m64 and mm</i> and saturate the results.
66 OF ED /r	PADDSW xmm1, xmm2/m128	Valid	Valid	Add packed signed word integers from <i>xmm2/m128</i> and <i>xmm1</i> and saturate the results.

# Description

Performs a SIMD add of the packed signed integers from the source operand (second operand) and the destination operand (first operand), and stores the packed integer results in the destination operand. See Figure 9-4 in the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1,* for an illustration of a SIMD operation. Overflow is handled with signed saturation, as described in the following paragraphs.

These instructions can operate on either 64-bit or 128-bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. When operating on 128-bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.

The PADDSB instruction adds packed signed byte integers. When an individual byte result is beyond the range of a signed byte integer (that is, greater than 7FH or less than 80H), the saturated value of 7FH or 80H, respectively, is written to the destination operand.

The PADDSW instruction adds packed signed word integers. When an individual word result is beyond the range of a signed word integer (that is, greater than 7FFFH or less than 8000H), the saturated value of 7FFFH or 8000H, respectively, is written to the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

## Operation

PADDSB instruction with 64-bit operands: DEST[7:0] ← SaturateToSignedByte(DEST[7:0] + SRC (7:0]); (* Repeat add operation for 2nd through 7th bytes *) DEST[63:56] ← SaturateToSignedByte(DEST[63:56] + SRC[63:56] );
PADDSB instruction with 128-bit operands: DEST[7:0] ← SaturateToSignedByte (DEST[7:0] + SRC[7:0]); (* Repeat add operation for 2nd through 14th bytes *) DEST[127:120] ← SaturateToSignedByte (DEST[111:120] + SRC[127:120]);
PADDSW instruction with 64-bit operands DEST[15:0] ← SaturateToSignedWord(DEST[15:0] + SRC[15:0] ); (* Repeat add operation for 2nd and 7th words *) DEST[63:48] ← SaturateToSignedWord(DEST[63:48] + SRC[63:48] );
PADDSW instruction with 128-bit operands

 $DEST[15:0] \leftarrow SaturateToSignedWord (DEST[15:0] + SRC[15:0]);$ (\* Repeat add operation for 2nd through 7th words \*)  $DEST[127:112] \leftarrow SaturateToSignedWord (DEST[127:112] + SRC[127:112]);$ 

# Intel C/C++ Compiler Intrinsic Equivalents

PADDSB	m64 _mm_adds_pi8(m64 m1,m64 m2)
PADDSB	m128i _mm_adds_epi8 (m128i a,m128i b)
PADDSW	m64 _mm_adds_pi16(m64 m1,m64 m2)
PADDSW	m128i _mm_adds_epi16 (m128i a,m128i b)

# **Flags Affected**

None.

#### **Protected Mode Exceptions**

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#UD	If CR0.EM[bit 2] = 1.
	128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.

#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

#### **Real-Address Mode Exceptions**

#GP(0)	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD	If CR0.EM[bit 2] = 1.
	128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

#### Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code)	For a page fault.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

# **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
	(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H: EDX.SSE2[bit 26] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

#PF(fault-code)If a page fault occurs.#AC(0)(64-bit operations only) If alignment checking is enabled and an<br/>unaligned memory reference is made while the current privilege<br/>level is 3.

# PADDUSB/PADDUSW—Add Packed Unsigned Integers with Unsigned Saturation

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
OF DC /r	PADDUSB mm, mm/m64	Valid	Valid	Add packed unsigned byte integers from <i>mm/m64 and mm</i> and saturate the results.
66 0F DC / <i>r</i>	PADDUSB xmm1, xmm2/m128	Valid	Valid	Add packed unsigned byte integers from <i>xmm2/m128</i> and <i>xmm1</i> saturate the results.
OF DD /r	PADDUSW mm, mm/m64	Valid	Valid	Add packed unsigned word integers from <i>mm/m64 and mm</i> and saturate the results.
66 OF DD /r	PADDUSW xmm1, xmm2/m128	Valid	Valid	Add packed unsigned word integers from <i>xmm2/m128</i> to <i>xmm1</i> and saturate the results.

#### Description

Performs a SIMD add of the packed unsigned integers from the source operand (second operand) and the destination operand (first operand), and stores the packed integer results in the destination operand. See Figure 9-4 in the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1*, for an illustration of a SIMD operation. Overflow is handled with unsigned saturation, as described in the following paragraphs.

These instructions can operate on either 64-bit or 128-bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. When operating on 128-bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.

The PADDUSB instruction adds packed unsigned byte integers. When an individual byte result is beyond the range of an unsigned byte integer (that is, greater than FFH), the saturated value of FFH is written to the destination operand.

The PADDUSW instruction adds packed unsigned word integers. When an individual word result is beyond the range of an unsigned word integer (that is, greater than FFFFH), the saturated value of FFFFH is written to the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

# Operation

PADDUSB instruction with 64-bit operands: DEST[7:0] ← SaturateToUnsignedByte(DEST[7:0] + SRC (7:0] ); (* Repeat add operation for 2nd through 7th bytes *) DEST[63:56] ← SaturateToUnsignedByte(DEST[63:56] + SRC[63:56]
PADDUSB instruction with 128-bit operands: DEST[7:0] ← SaturateToUnsignedByte (DEST[7:0] + SRC[7:0]); (* Repeat add operation for 2nd through 14th bytes *) DEST[127:120] ← SaturateToUnSignedByte (DEST[127:120] + SRC[127:120]);
PADDUSW instruction with 64-bit operands: DEST[15:0] ← SaturateToUnsignedWord(DEST[15:0] + SRC[15:0] ); (* Repeat add operation for 2nd and 3rd words *) DEST[63:48] ← SaturateToUnsignedWord(DEST[63:48] + SRC[63:48] );
PADDUSW instruction with 128-bit operands: DEST[15:0] ← SaturateToUnsignedWord (DEST[15:0] + SRC[15:0]); (* Repeat add operation for 2nd through 7th words *)

DEST[127:112] ← SaturateToUnSignedWord (DEST[127:112] + SRC[127:112]);

# Intel C/C++ Compiler Intrinsic Equivalents

PADDUSB _	_m64 _mm_adds_pu8(m64 m1,m64 m2)
PADDUSW	m64 _mm_adds_pu16(m64 m1,m64 m2)
PADDUSB	m128i _mm_adds_epu8 (m128i a,m128i b)
PADDUSW	m128i _mm_adds_epu16 (m128i a,m128i b)

# **Flags Affected**

None.

# **Numeric Exceptions**

None.

# **Protected Mode Exceptions**

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0)	If a memory operand effective address is outside the SS segment limit.

#### **INSTRUCTION SET REFERENCE, N-Z**

#UD	If CR0.EM[bit 2] = 1.
	128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

#### **Real-Address Mode Exceptions**

#GP(0)	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD	If CR0.EM[bit 2] = 1.
	128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

#### Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code)For a page fault.#AC(0)(64-bit operations only) If alignment checking is enabled and an<br/>unaligned memory reference is made.

#### **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
	(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.

#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

PALIGNR -	Packed	Align	Right
-----------	--------	-------	-------

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
OF 3A OF	PALIGNR mm1, mm2/m64, imm8	Valid	Valid	Concatenate destination and source operands, extract byte- aligned result shifted to the right by constant into mm1.
66 OF 3A OF	PALIGNR xmm1, xmm2/m128, imm8	Valid	Valid	Concatenate destination and source operands, extract byte- aligned result shifted to the right by constant into xmm1

#### Description

PALIGNR concatenates the destination operand (the first operand) and the source operand (the second operand) into an intermediate composite, shifts the composite at byte granularity to the right by a constant immediate, and extracts the right-aligned result into the destination. The first and the second operands can be an MMX or an XMM register. The immediate value is considered unsigned. Immediate shift counts larger than the 2L (i.e. 32 for 128-bit operands, or 16 for 64-bit operands) produce a zero result. Both operands can be MMX register or XMM registers. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.

#### Operation

PALIGNR with 64-bit operands: temp1[127:0] = CONCATENATE(DEST,SRC)>>(imm8\*8) DEST[63:0] = temp1[63:0]

PALIGNR with 128-bit operands: temp1[255:0] = CONCATENATE(DEST,SRC)>>(imm8\*8) DEST[127:0] = temp1[127:0]

#### Intel C/C++ Compiler Intrinsic Equivalents

PALIGNR	m64 _mm_alignr_pi8 (m64 a,m64 b, int n)
PALIGNR	m128i _mm_alignr_epi8 (m128i a,m128i b, int n)

#### **Protected Mode Exceptions**

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS or GS segments.
	(128-bit operations only) If not aligned on 16-byte boundary, regardless of segment.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#UD	If $CRO.EM = 1$ .
	(128-bit operations only) If CR4.OSFXSR(bit 9) = 0.
	If CPUID.SSSE3(ECX bit 9) = 0.
#NM	If TS bit in CR0 is set.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#AC(0)	(64-bit operations only) If alignment checking is enabled and unaligned memory reference is made while the current privilege level is 3.

#### **Real Mode Exceptions**

If any part of the operand lies outside of the effective address space from 0 to 0FFFFH.
(128-bit operations only) If not aligned on 16-byte boundary, regardless of segment.
If $CRO.EM = 1$ .
(128-bit operations only) If CR4.OSFXSR(bit 9) = 0.
If CPUID.SSSE3(ECX bit 9) = 0.
If TS bit in CR0 is set.
(64-bit operations only) If there is a pending x87 FPU exception.

# Virtual 8086 Mode Exceptions

Same exceptions as in Real Address Mode.

#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and unaligned memory reference is made.

#### **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

## 64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a noncanonical form.

#### **INSTRUCTION SET REFERENCE, N-Z**

If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H: ECX.SSSE3[bit 9] = 0.
If CR0.TS[bit 3] = 1.
(64-bit operations only) If there is a pending x87 FPU exception.
If a page fault occurs.
(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# PAND—Logical AND

Opcode	Instruction	64- Bit Mode	Compat/ Leg Mode	Description
OF DB /r	PAND mm, mm/m64	Valid	Valid	Bitwise AND <i>mm/m64</i> and <i>mm</i> .
66 OF DB / <i>r</i>	PAND xmm1, xmm2/m128	Valid	Valid	Bitwise AND of xmm2/m128 and xmm1.

#### Description

Performs a bitwise logical AND operation on the source operand (second operand) and the destination operand (first operand) and stores the result in the destination operand. The source operand can be an MMX technology register or a 64-bit memory location or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register. Each bit of the result is set to 1 if the corresponding bits of the first and second operands are 1; otherwise, it is set to 0.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

#### Operation

DEST  $\leftarrow$  (DEST AND SRC);

#### Intel C/C++ Compiler Intrinsic Equivalent

PAND	m64 _mm	_and_si64	(m64 m1, _	m64 m2)
------	---------	-----------	------------	---------

PAND \_\_m128i \_mm\_and\_si128 ( \_\_m128i a, \_\_m128i b)

#### **Flags Affected**

None.

#### **Numeric Exceptions**

None.

#### Protected Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.

#### INSTRUCTION SET REFERENCE, N-Z

#SS(0)	If a memory operand effective address is outside the SS segment limit.
#UD	If CR0.EM[bit 2] = 1.
	128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

#### **Real-Address Mode Exceptions**

#GP(0)	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD	If CR0.EM[bit 2] = 1.
	128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

## Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code)For a page fault.#AC(0)(64-bit operations only) If alignment checking is enabled and an<br/>unaligned memory reference is made.

## **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.

	(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# PANDN—Logical AND NOT

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F DF / <i>r</i>	PANDN mm, mm/m64	Valid	Valid	Bitwise AND NOT of <i>mm/m64</i> and <i>mm</i> .
66 OF DF / <i>r</i>	PANDN xmm1, xmm2/m128	Valid	Valid	Bitwise AND NOT of xmm2/m128 and xmm1.

#### Description

Performs a bitwise logical NOT of the destination operand (first operand), then performs a bitwise logical AND of the source operand (second operand) and the inverted destination operand. The result is stored in the destination operand. The source operand can be an MMX technology register or a 64-bit memory location or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register. Each bit of the result is set to 1 if the corresponding bit in the first operand is 0 and the corresponding bit in the second operand is 1; otherwise, it is set to 0.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

#### Operation

DEST  $\leftarrow$  ((NOT DEST) AND SRC);

#### Intel C/C++ Compiler Intrinsic Equivalent

PANDN	m64 _mm_andnot_si64 (m64 m1,m64 m	2)
PANDN	_m128i _mm_andnot_si128 (m128i a,m12	28i b)

#### **Flags Affected**

None.

#### **Numeric Exceptions**

None.

#### **Protected Mode Exceptions**

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#UD	If CR0.EM[bit 2] = 1.
	128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

#### **Real-Address Mode Exceptions**

#GP(0)	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD	If CR0.EM[bit 2] = 1.
	128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

#### Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code) For a page fault.

#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

# **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

# **INSTRUCTION SET REFERENCE, N-Z**

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
	(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# PAUSE—Spin Loop Hint

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
F3 90	PAUSE	Valid	Valid	Gives hint to processor that improves performance of spin-wait loops.

## Description

Improves the performance of spin-wait loops. When executing a "spin-wait loop," a Pentium 4 or Intel Xeon processor suffers a severe performance penalty when exiting the loop because it detects a possible memory order violation. The PAUSE instruction provides a hint to the processor that the code sequence is a spin-wait loop. The processor uses this hint to avoid the memory order violation in most situations, which greatly improves processor performance. For this reason, it is recommended that a PAUSE instruction be placed in all spin-wait loops.

An additional function of the PAUSE instruction is to reduce the power consumed by a Pentium 4 processor while executing a spin loop. The Pentium 4 processor can execute a spin-wait loop extremely quickly, causing the processor to consume a lot of power while it waits for the resource it is spinning on to become available. Inserting a pause instruction in a spin-wait loop greatly reduces the processor's power consumption.

This instruction was introduced in the Pentium 4 processors, but is backward compatible with all IA-32 processors. In earlier IA-32 processors, the PAUSE instruction operates like a NOP instruction. The Pentium 4 and Intel Xeon processors implement the PAUSE instruction as a pre-defined delay. The delay is finite and can be zero for some processors. This instruction does not change the architectural state of the processor (that is, it performs essentially a delaying no-op operation).

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

#### Operation

Execute\_Next\_Instruction(DELAY);

#### **Numeric Exceptions**

None.

#### **Exceptions (All Operating Modes)**

None.

# PAVGB/PAVGW—Average Packed Integers

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F E0 / <i>r</i>	PAVGB mm1, mm2/m64	Valid	Valid	Average packed unsigned byte integers from mm2/m64 and mm1 with rounding.
66 OF E0, / <i>r</i>	PAVGB xmm1, xmm2/m128	Valid	Valid	Average packed unsigned byte integers from <i>xmm2/m128</i> and <i>xmm1</i> with rounding.
0F E3 /r	PAVGW mm1, mm2/m64	Valid	Valid	Average packed unsigned word integers from mm2/m64 and mm1 with rounding.
66 OF E3 /r	PAVGW xmm1, xmm2/m128	Valid	Valid	Average packed unsigned word integers from <i>xmm2/m128</i> and <i>xmm1</i> with rounding.

#### Description

Performs a SIMD average of the packed unsigned integers from the source operand (second operand) and the destination operand (first operand), and stores the results in the destination operand. For each corresponding pair of data elements in the first and second operands, the elements are added together, a 1 is added to the temporary sum, and that result is shifted right one bit position. The source operand can be an MMX technology register or a 64-bit memory location or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register.

The PAVGB instruction operates on packed unsigned bytes and the PAVGW instruction operates on packed unsigned words.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

#### Operation

PAVGB instruction with 64-bit operands:

 $SRC[7:0) \leftarrow (SRC[7:0) + DEST[7:0) + 1) >> 1$ ; (\* Temp sum before shifting is 9 bits \*) (\* Repeat operation performed for bytes 2 through 6 \*)  $SRC[63:56) \leftarrow (SRC[63:56) + DEST[63:56) + 1) >> 1$ ;

PAVGW instruction with 64-bit operands:

 $\begin{aligned} & \text{SRC}[15:0) \leftarrow (\text{SRC}[15:0) + \text{DEST}[15:0) + 1) >> 1; (* \text{ Temp sum before shifting is 17 bits *}) \\ & (* \text{ Repeat operation performed for words 2 and 3 *}) \\ & \text{SRC}[63:48) \leftarrow (\text{SRC}[63:48) + \text{DEST}[63:48) + 1) >> 1; \end{aligned}$ 

PAVGB instruction with 128-bit operands:

 $SRC[7:0) \leftarrow (SRC[7:0) + DEST[7:0) + 1) >> 1; (* Temp sum before shifting is 9 bits *) (* Repeat operation performed for bytes 2 through 14 *)$  $SRC[63:56) \leftarrow (SRC[63:56) + DEST[63:56) + 1) >> 1;$ 

PAVGW instruction with 128-bit operands:

 $\begin{aligned} & \text{SRC}[15:0) \leftarrow (\text{SRC}[15:0) + \text{DEST}[15:0) + 1) >> 1; (* \text{ Temp sum before shifting is 17 bits *}) \\ & (* \text{ Repeat operation performed for words 2 through 6 *}) \\ & \text{SRC}[127:48) \leftarrow (\text{SRC}[127:112) + \text{DEST}[127:112) + 1) >> 1; \end{aligned}$ 

#### Intel C/C++ Compiler Intrinsic Equivalent

PAVGB	m64_mm_avg_pu8 (m64 a,m64 b)
PAVGW	m64_mm_avg_pu16 (m64 a,m64 b)
PAVGB	m128i _mm_avg_epu8 (m128i a,m128i b)
PAVGW	m128i _mm_avg_epu16 (m128i a,m128i b)

#### **Flags Affected**

None.

#### **Numeric Exceptions**

None.

#### **Protected Mode Exceptions**

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# **Real-Address Mode Exceptions**

#GP(0)	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

# Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode		
#PF(fault-code)	For a page fault.	
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.	

# **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.		
#GP(0)	If the memory address is in a non-canonical form.		
	(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.		
#UD	If CR0.EM[bit 2] = 1.		
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.		
	(128-bit operations only) If CPUID.01H: EDX.SSE2[bit 26] = 0.		
#NM	If CR0.TS[bit 3] = 1.		
#MF	(64-bit operations only) If there is a pending x87 FPU exception.		
#PF(fault-code)	If a page fault occurs.		
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.		

# PCMPEQB/PCMPEQW/PCMPEQD— Compare Packed Data for Equal

<b></b>		64-Bit	Compat/	
Opcode	Instruction	Mode	Leg Mode	Description
0F 74 /r	PCMPEQB mm, mm/m64	Valid	Valid	Compare packed bytes in <i>mm/m64</i> and <i>mm</i> for equality.
66 0F 74 /r	PCMPEQB xmm1, xmm2/m128	Valid	Valid	Compare packed bytes in <i>xmm2/m128</i> and xmm1 for equality.
0F 75 / <i>r</i>	PCMPEQW mm, mm/m64	Valid	Valid	Compare packed words in <i>mm/m64</i> and <i>mm</i> for equality.
66 0F 75 / <i>r</i>	PCMPEQW xmm1, xmm2/m128	Valid	Valid	Compare packed words in <i>xmm2/m128</i> and xmm1 for equality.
0F 76 /r	PCMPEQD mm, mm/m64	Valid	Valid	Compare packed doublewords in <i>mm/m64</i> and <i>mm</i> for equality.
66 0F 76 / <i>r</i>	PCMPEQD xmm1, xmm2/m128	Valid	Valid	Compare packed doublewords in <i>xmm2/m128</i> and xmm1 for equality.

#### Description

Performs a SIMD compare for equality of the packed bytes, words, or doublewords in the destination operand (first operand) and the source operand (second operand). If a pair of data elements is equal, the corresponding data element in the destination operand is set to all 1s; otherwise, it is set to all 0s. The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register.

The PCMPEQB instruction compares the corresponding bytes in the destination and source operands; the PCMPEQW instruction compares the corresponding words in the destination and source operands; and the PCMPEQD instruction compares the corresponding doublewords in the destination and source operands.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

#### Operation

PCMPEQB instruction with 64-bit operands: IF DEST[7:0] = SRC[7:0] THEN DEST[7:0]  $\leftarrow$  FFH; ELSE DEST[7:0]  $\leftarrow$  0; FI; (\* Continue comparison of 2nd through 7th bytes in DEST and SRC \*)

```
IF DEST[63:56] = SRC[63:56]
        THEN DEST[63:56] \leftarrow FFH;
        ELSE DEST[63:56] \leftarrow 0; FI;
PCMPEQB instruction with 128-bit operands:
   IF DEST[7:0] = SRC[7:0]
        THEN DEST[7:0) \leftarrow FFH;
        ELSE DEST[7:0] \leftarrow 0; FI;
   (* Continue comparison of 2nd through 15th bytes in DEST and SRC *)
   IF DEST[63:56] = SRC[63:56]
        THEN DEST[63:56] \leftarrow FFH;
        ELSE DEST[63:56] \leftarrow 0; FI;
PCMPEQW instruction with 64-bit operands:
   IF DEST[15:0] = SRC[15:0]
        THEN DEST[15:0] ← FFFFH;
        ELSE DEST[15:0] \leftarrow 0; FI;
   (* Continue comparison of 2nd and 3rd words in DEST and SRC *)
   IF DEST[63:48] = SRC[63:48]
        THEN DEST[63:48] ← FFFFH;
        ELSE DEST[63:48] \leftarrow 0; FI;
PCMPEQW instruction with 128-bit operands:
   IF DEST[15:0] = SRC[15:0]
        THEN DEST[15:0] ← FFFFH;
        ELSE DEST[15:0] \leftarrow 0; FI;
   (* Continue comparison of 2nd through 7th words in DEST and SRC *)
   IF DEST[63:48] = SRC[63:48]
        THEN DEST[63:48] ← FFFFH;
        ELSE DEST[63:48] \leftarrow 0; FI;
PCMPEQD instruction with 64-bit operands:
   IF DEST[31:0] = SRC[31:0]
        THEN DEST[31:0] \leftarrow FFFFFFFH;
        ELSE DEST[31:0] \leftarrow 0; FI;
   IF DEST[63:32] = SRC[63:32]
        THEN DEST[63:32] ← FFFFFFFH;
        ELSE DEST[63:32] \leftarrow 0; FI;
PCMPEQD instruction with 128-bit operands:
   IF DEST[31:0] = SRC[31:0]
        THEN DEST[31:0] ← FFFFFFFH;
        ELSE DEST[31:0] \leftarrow 0; FI;
   (* Continue comparison of 2nd and 3rd doublewords in DEST and SRC *)
   IF DEST[63:32] = SRC[63:32]
```

THEN DEST[63:32]  $\leftarrow$  FFFFFFFH; ELSE DEST[63:32]  $\leftarrow$  0; FI;

## Intel C/C++ Compiler Intrinsic Equivalents

- PCMPEQB \_\_\_m64 \_mm\_cmpeq\_pi8 (\_\_\_m64 m1, \_\_\_m64 m2)
- PCMPEQW \_\_m64 \_mm\_cmpeq\_pi16 (\_\_m64 m1, \_\_m64 m2)
- PCMPEQD \_\_\_m64 \_mm\_cmpeq\_pi32 (\_\_m64 m1, \_\_m64 m2)
- PCMPEQB \_\_m128i \_mm\_cmpeq\_epi8 ( \_\_m128i a, \_\_m128i b)
- PCMPEQW \_\_m128i \_mm\_cmpeq\_epi16 ( \_\_m128i a, \_\_m128i b)
- PCMPEQD \_\_m128i \_mm\_cmpeq\_epi32 ( \_\_m128i a, \_\_m128i b)

# **Flags Affected**

None.

#### **Protected Mode Exceptions**

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.		
	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.		
#SS(0)	If a memory operand effective address is outside the SS segment limit.		
#UD	If CR0.EM[bit 2] = 1.		
	128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.		
#NM	If CR0.TS[bit 3] = 1.		
#MF	(64-bit operations only) If there is a pending x87 FPU exception.		
#PF(fault-code)	If a page fault occurs.		
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.		

#### **Real-Address Mode Exceptions**

#GP(0) (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.

If any part of the operand lies outside of the effective address space from 0 to FFFFH.

#### **INSTRUCTION SET REFERENCE, N-Z**

#UD	If CR0.EM[bit 2] = 1.
	128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

#### Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code)For a page fault.#AC(0)(64-bit operations only) If alignment checking is enabled and an<br/>unaligned memory reference is made.

# **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.		
#GP(0)	If the memory address is in a non-canonical form.		
	(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.		
#UD	If CR0.EM[bit 2] = 1.		
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.		
	(128-bit operations only) If CPUID.01H: EDX.SSE2[bit 26] = 0.		
#NM	If CR0.TS[bit 3] = 1.		
#MF	(64-bit operations only) If there is a pending x87 FPU exception.		
#PF(fault-code)	If a page fault occurs.		
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.		

# PCMPGTB/PCMPGTW/PCMPGTD—Compare Packed Signed Integers for Greater Than

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F 64 / <i>r</i>	PCMPGTB mm, mm/m64	Valid	Valid	Compare packed signed byte integers in <i>mm</i> and <i>mm/m64</i> for greater than.
66 0F 64 /r	PCMPGTB xmm1, xmm2/m128	Valid	Valid	Compare packed signed byte integers in <i>xmm1</i> and <i>xmm2/m128</i> for greater than.
0F 65 /r	PCMPGTW <i>mm,</i> <i>mm/m64</i>	Valid	Valid	Compare packed signed word integers in <i>mm</i> and <i>mm/m64</i> for greater than.
66 0F 65 / <i>r</i>	PCMPGTW xmm1, xmm2/m128	Valid	Valid	Compare packed signed word integers in <i>xmm1</i> and <i>xmm2/m128</i> for greater than.
0F 66 / <i>r</i>	PCMPGTD mm, mm/m64	Valid	Valid	Compare packed signed doubleword integers in <i>mm</i> and <i>mm/m64</i> for greater than.
66 0F 66 /r	PCMPGTD xmm1, xmm2/m128	Valid	Valid	Compare packed signed doubleword integers in <i>xmm1</i> and <i>xmm2/m128</i> for greater than.

#### Description

Performs a SIMD signed compare for the greater value of the packed byte, word, or doubleword integers in the destination operand (first operand) and the source operand (second operand). If a data element in the destination operand is greater than the corresponding date element in the source operand, the corresponding data element in the destination operand is set to all 1s; otherwise, it is set to all 0s. The source operand can be an MMX technology register or a 64-bit memory location, or it can be an MMX technology register.

The PCMPGTB instruction compares the corresponding signed byte integers in the destination and source operands; the PCMPGTW instruction compares the corresponding signed word integers in the destination and source operands; and the PCMPGTD instruction compares the corresponding signed doubleword integers in the destination and source operands.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

#### Operation

```
PCMPGTB instruction with 64-bit operands:
   IF DEST[7:0] > SRC[7:0]
        THEN DEST[7:0) \leftarrow FFH;
        ELSE DEST[7:0] \leftarrow 0; FI;
   (* Continue comparison of 2nd through 7th bytes in DEST and SRC *)
   IF DEST[63:56] > SRC[63:56]
        THEN DEST[63:56] \leftarrow FFH;
        ELSE DEST[63:56] \leftarrow 0; FI;
PCMPGTB instruction with 128-bit operands:
   IF DEST[7:0] > SRC[7:0]
        THEN DEST[7:0) ← FFH:
        ELSE DEST[7:0] \leftarrow 0; FI;
   (* Continue comparison of 2nd through 15th bytes in DEST and SRC *)
   IF DEST[63:56] > SRC[63:56]
        THEN DEST[63:56] \leftarrow FFH;
        ELSE DEST[63:56] \leftarrow 0; FI;
PCMPGTW instruction with 64-bit operands:
   IF DEST[15:0] > SRC[15:0]
        THEN DEST[15:0] ← FFFFH;
        ELSE DEST[15:0] \leftarrow 0; FI;
   (* Continue comparison of 2nd and 3rd words in DEST and SRC *)
   IF DEST[63:48] > SRC[63:48]
        THEN DEST[63:48] ← FFFFH;
        ELSE DEST[63:48] \leftarrow 0; FI;
PCMPGTW instruction with 128-bit operands:
   IF DEST[15:0] > SRC[15:0]
        THEN DEST[15:0] ← FFFFH;
        ELSE DEST[15:0] \leftarrow 0; FI;
   (* Continue comparison of 2nd through 7th words in DEST and SRC *)
   IF DEST[63:48] > SRC[63:48]
        THEN DEST[63:48] ← FFFFH;
        ELSE DEST[63:48] \leftarrow 0; FI;
PCMPGTD instruction with 64-bit operands:
   IF DEST[31:0] > SRC[31:0]
        THEN DEST[31:0] \leftarrow FFFFFFFH;
        ELSE DEST[31:0] \leftarrow 0; FI;
   IF DEST[63:32] > SRC[63:32]
        THEN DEST[63:32] ← FFFFFFFF;
        ELSE DEST[63:32] \leftarrow 0; FI;
```

```
PCMPGTD instruction with 128-bit operands:

IF DEST[31:0] > SRC[31:0]

THEN DEST[31:0] ← FFFFFFFH;

ELSE DEST[31:0] ← 0; FI;

(* Continue comparison of 2nd and 3rd doublewords in DEST and SRC *)

IF DEST[63:32] > SRC[63:32]

THEN DEST[63:32] ← FFFFFFFH;

ELSE DEST[63:32] ← 0; FI;
```

# Intel C/C++ Compiler Intrinsic Equivalents

PCMPGTBm64 _mm_cmpgt_pi8 (m64 m1,m64 m2)
PCMPGTWm64 _mm_pcmpgt_pi16 (m64 m1,m64 m2)
DCMPGTDm64 _mm_pcmpgt_pi32 (m64 m1,m64 m2)
PCMPGTBm128i _mm_cmpgt_epi8 (m128i a,m128i b
PCMPGTWm128i _mm_cmpgt_epi16 (m128i a,m128i b
DCMPGTDm128i _mm_cmpgt_epi32 (m128i a,m128i b

## Flags Affected

None.

#### **Numeric Exceptions**

None.

#### **Protected Mode Exceptions**

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#UD	If CR0.EM[bit 2] = 1.
	128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.

#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

#### **Real-Address Mode Exceptions**

#GP(0)	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD	If CR0.EM[bit 2] = 1.
	128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

#### Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code)For a page fault.#AC(0)(64-bit operations only) If alignment checking is enabled and an<br/>unaligned memory reference is made.

## **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.		
#GP(0)	If the memory address is in a non-canonical form.		
	(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.		
#UD	If CR0.EM[bit 2] = 1.		
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.		
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.		
#NM	If CR0.TS[bit 3] = 1.		
#MF	(64-bit operations only) If there is a pending x87 FPU exception.		
#PF(fault-code)	If a page fault occurs.		

#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# PEXTRW—Extract Word

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F C5 / <i>r</i> ib	PEXTRW <i>r32,</i> mm, imm8	Valid	Valid	Extract the word specified by <i>imm8</i> from <i>mm</i> and move it to <i>r32</i> , bits 15-0. Zero-extend the result.
REX.W + 0F C5 / <i>r</i> ib	PEXTRW r64, mm, imm8	Valid	N.E.	Extract the word specified by <i>imm8</i> from <i>mm</i> and move it to <i>r64</i> , bits 15-0. Zero-extend the result.
66 OF C5 / <i>r</i> ib	PEXTRW r32, xmm, imm8	Valid	Valid	Extract the word specified by <i>imm8</i> from <i>xmm</i> and move it to <i>r32</i> , bits 15-0. Zero-extend the result.
REX.W + 66 OF C5 /r ib	PEXTRW r64, xmm, imm8	Valid	N.E.	Extract the word specified by <i>imm8</i> from <i>xmm</i> and move it to <i>r64</i> , bits 15-0. Zero-extend the result.

#### Description

Copies the word in the source operand (second operand) specified by the count operand (third operand) to the destination operand (first operand). The source operand can be an MMX technology register or an XMM register. The destination operand is the low word of a general-purpose register. The count operand is an 8-bit immediate. When specifying a word location in an MMX technology register, the 2 least-significant bits of the count operand specify the location; for an XMM register, the 3 least-significant bits specify the location. The high word of the destination operand is cleared (set to all 0s).

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15, R8-15). Use of REX.W permits the use of 64-bit general purpose registers.

#### Operation

IF (64-Bit Mode and REX.W used and 64-bit register selected) THEN  $% \mathcal{A}_{\mathrm{R}}$ 

FOR (PEXTRW instruction with 64-bit source operand)

{ SEL  $\leftarrow$  COUNT AND 3H; TEMP  $\leftarrow$  (SRC >> (SEL \* 16)) AND FFFFH; r64[15:0]  $\leftarrow$  TEMP[15:0]; r64[63:16]  $\leftarrow$  ZERO\_FILL; }; FOR (PEXTRW instruction with 128-bit source operand) { SEL  $\leftarrow$  COUNT AND 7H; TEMP  $\leftarrow$  (SRC >> (SEL \* 16)) AND FFFFH; r64[15:0]  $\leftarrow$  TEMP[15:0]; r64[63:16]  $\leftarrow$  ZERO\_FILL; }

### ELSE

FOR (PEXTRW instruction with 64-bit source operand) { SEL  $\leftarrow$  COUNT AND 3H; TEMP  $\leftarrow$  (SRC >> (SEL \* 16)) AND FFFFH; r32[15:0]  $\leftarrow$  TEMP[15:0]; r32[31:16]  $\leftarrow$  ZERO\_FILL; }; FOR (PEXTRW instruction with 128-bit source operand) { SEL  $\leftarrow$  COUNT AND 7H; TEMP  $\leftarrow$  (SRC >> (SEL \* 16)) AND FFFFH; r32[15:0]  $\leftarrow$  TEMP[15:0]; r32[31:16]  $\leftarrow$  ZERO\_FILL; };

FI;

### Intel C/C++ Compiler Intrinsic Equivalent

PEXTRW int\_mm\_extract\_pi16 (\_\_m64 a, int n) PEXTRW int \_mm\_extract\_epi16 ( \_\_m128i a, int imm)

### **Flags Affected**

None.

### **Numeric Exceptions**

None.

### **Protected Mode Exceptions**

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	#SS(0) If a memory operand effective address is outside the SS segment limit.
#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# **Real-Address Mode Exceptions**

#GP(0)	If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

# Virtual-8086 Mode Exceptions

Same exceptions as	s in Real Address Mode
#PF(fault-code)	For a page fault.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

# **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#UD	If CRO.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F 38 01 /r	PHADDW mm1, mm2/m64	Valid	Valid	Add 16-bit signed integers horizontally, pack to MM1.
66 0F 38 01 /r	PHADDW xmm1, xmm2/m128	Valid	Valid	Add 16-bit signed integers horizontally, pack to XMM1.
0F 38 02 /r	PHADDD mm1, mm2/m64	Valid	Valid	Add 32-bit signed integers horizontally, pack to MM1.
66 0F 38 02 /r	PHADDD xmm1, xmm2/m128	Valid	Valid	Add 32-bit signed integers horizontally, pack to XMM1.

# PHADDW/PHADDD — Packed Horizontal Add

## Description

PHADDW adds two adjacent 16-bit signed integers horizontally from the source and destination operands and packs the 16-bit signed results to the destination operand (first operand). PHADDD adds two adjacent 32-bit signed integers horizontally from the source and destination operands and packs the 32-bit signed results to the destination operand (first operand). Both operands can be MMX or XMM registers. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.

# Operation

```
PHADDW with 64-bit operands:

mm1[15-0] = mm1[31-16] + mm1[15-0];

mm1[31-16] = mm1[63-48] + mm1[47-32];

mm1[47-32] = mm2/m64[31-16] + mm2/m64[15-0];

mm1[63-48] = mm2/m64[63-48] + mm2/m64[47-32];
```

PHADDW with 128-bit operands :

```
xmm1[15-0] = xmm1[31-16] + xmm1[15-0];
xmm1[31-16] = xmm1[63-48] + xmm1[47-32];
xmm1[47-32] = xmm1[95-80] + xmm1[79-64];
xmm1[63-48] = xmm1[127-112] + xmm1[111-96];
xmm1[79-64] = xmm2/m128[31-16] + xmm2/m128[15-0];
xmm1[95-80] = xmm2/m128[63-48] + xmm2/m128[47-32];
xmm1[111-96] = xmm2/m128[95-80] + xmm2/m128[79-64];
xmm1[127-112] = xmm2/m128[127-112] + xmm2/m128[111-96];
```

PHADDD with 64-bit operands :

mm1[31-0] = mm1[63-32] + mm1[31-0]; mm1[63-32] = mm2/m64[63-32] + mm2/m64[31-0];

PHADDD with 128-bit operands: xmm1[31-0] = xmm1[63-32] + xmm1[31-0]; xmm1[63-32] = xmm1[127-96] + xmm1[95-64]; xmm1[95-64] = xmm2/m128[63-32] + xmm2/m128[31-0]; xmm1[127-96] = xmm2/m128[127-96] + xmm2/m128[95-64];

Intel C/C++ Compiler Intrinsic Equivalents

PHADDW	m64 _mm_hadd_pi16 (m64 a,m64 b)
PHADDW	m128i _mm_hadd_epi16 (m128i a,m128i b)
PHADDD	m64 _mm_hadd_pi32 (m64 a,m64 b)
PHADDD	m128i _mm_hadd_epi32 (m128i a,m128i b)

### **Protected Mode Exceptions**

If a memory operand effective address is outside the CS, DS, ES, FS or GS segments.		
(128-bit operations only) If not aligned on 16-byte boundary, regardless of segment.		
If a memory operand effective address is outside the SS segment limit.		
If a page fault occurs.		
If CR0.EM(bit 2) = 1.		
(128-bit operations only) If CR4.OSFXSR(bit 9) = 0.		
If CPUID.SSSE3(ECX bit $9$ ) = 0.		
If TS bit in CR0 is set.		
(64-bit operations only) If there is a pending x87 FPU exception.		
(64-bit operations only) If alignment checking is enabled and unaligned memory reference is made while the current privilege level is 3.		

## **Real Mode Exceptions**

#GP(0) If any part of the operand lies outside of the effective address space from 0 to 0FFFH.

(128-bit operations only) If not aligned on 16-byte boundary, regardless of segment.

#UD	If $CRO.EM = 1$ .
	(128-bit operations only) If CR4.OSFXSR(bit 9) = 0.
	If CPUID.SSSE3(ECX bit 9) = 0.
#NM	If TS bit in CR0 is set.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

# Virtual 8086 Mode Exceptions

Same exceptions as	s in Real Address Mode.
#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only). If alignment checking is enabled and unaligned memory reference is made.

## **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
	(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: ECX.SSSE3[bit 9] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# PHADDSW — Packed Horizontal Add and Saturate

<b>Opcode</b> OF 38 03 /r	Instruction PHADDSW mm1, mm2/m64	<b>64-Bit</b> Mode Valid	<b>Compat/ Leg Mode</b> Valid	<b>Description</b> Add 16-bit signed integers horizontally, pack saturated integers to MM1.
66 0F 38 03 /r	PHADDSW xmm1, xmm2/m128	Valid	Valid	Add 16-bit signed integers horizontally, pack saturated integers to XMM1.

### Description

PHADDSW adds two adjacent signed 16-bit integers horizontally from the source and destination operands and saturates the signed results; packs the signed, saturated 16-bit results to the destination operand (first operand) Both operands can be MMX or XMM registers. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.

### Operation

```
PHADDSW with 64-bit operands:
```

```
mm1[15-0] = SaturateToSignedWord((mm1[31-16] + mm1[15-0]);
mm1[31-16] = SaturateToSignedWord(mm1[63-48] + mm1[47-32]);
mm1[47-32] = SaturateToSignedWord(mm2/m64[31-16] + mm2/m64[15-0]);
mm1[63-48] = SaturateToSignedWord(mm2/m64[63-48] + mm2/m64[47-32]);
```

#### PHADDSW with 128-bit operands :

```
xmm1[15-0]= SaturateToSignedWord(xmm1[31-16] + xmm1[15-0]);
xmm1[31-16] = SaturateToSignedWord(xmm1[63-48] + xmm1[47-32]);
xmm1[47-32] = SaturateToSignedWord(xmm1[95-80] + xmm1[79-64]);
xmm1[63-48] = SaturateToSignedWord(xmm1[127-112] + xmm1[111-96]);
xmm1[79-64] = SaturateToSignedWord(xmm2/m128[31-16] + xmm2/m128[15-0]);
xmm1[95-80] = SaturateToSignedWord(xmm2/m128[63-48] + xmm2/m128[47-32]);
xmm1[111-96] = SaturateToSignedWord(xmm2/m128[95-80] + xmm2/m128[79-64]);
xmm1[127-112] = SaturateToSignedWord(xmm2/m128[127-112] + xmm2/m128[111-96]);
```

### Intel C/C++ Compiler Intrinsic Equivalent

```
PHADDSW ___m64 _mm_hadds_pi16 (___m64 a, ___m64 b)
PHADDSW ___m128i _mm_hadds_epi16 (___m128i a, ___m128i b)
```

### **Protected Mode Exceptions**

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS or GS segments.		
	(128-bit operations only) If not aligned on 16-byte boundary, regardless of segment.		
#SS(0)	If a memory operand effective address is outside the SS segment limit.		
#PF(fault-code)	If a page fault occurs.		
#UD	If $CRO.EM = 1$ .		
	(128-bit operations only) If CR4.OSFXSR(bit 9) = 0.		
	If CPUID.SSSE3(ECX bit 9) = 0.		
#NM	If TS bit in CR0 is set.		
#MF	(64-bit operations only) If there is a pending x87 FPU exception.		
#AC(0):	(64-bit operations only) If alignment checking is enabled and unaligned memory reference is made while the current privilege level is 3.		

### **Real Mode Exceptions**

#GP(0)	If any part of the operand lies outside of the effective address space from 0 to 0FFFFH.
	(128-bit operations only) If not aligned on 16-byte boundary, regardless of segment.
#UD	If $CRO.EM = 1$ .
	(128-bit operations only) If CR4.OSFXSR(bit 9) = 0.
	If CPUID.SSSE3(ECX bit 9) = 0.
#NM	If TS bit in CR0 is set.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

# Virtual 8086 Mode Exceptions

Same exceptions as in Real Address Mode.

#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and unaligned memory reference is made.

## **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

## 64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a noncanonical form.

### **INSTRUCTION SET REFERENCE, N-Z**

If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H: ECX.SSSE3[bit 9] = 0.
If CR0.TS[bit 3] = 1.
(64-bit operations only) If there is a pending x87 FPU exception.
If a page fault occurs.
(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F 38 05 /r	PHSUBW mm1, mm2/m64	Valid	Valid	Subtract 16-bit signed integers horizontally, pack to MM1.
66 OF 38 05 /r	PHSUBW xmm1, xmm2/m128	Valid	Valid	Subtract 16-bit signed integers horizontally, pack to XMM1.
0F 38 06 /r	PHSUBD mm1, mm2/m64	Valid	Valid	Subtract 32-bit signed integers horizontally, pack to MM1.
66 0F 38 06 /r	PHSUBDxmm1, xmm2/m128	Valid	Valid	Subtract 32-bit signed integers horizontally, pack to XMM1.

# PHSUBW/PHSUBD — Packed Horizontal Subtract

### Description

PHSUBW performs horizontal subtraction on each adjacent pair of 16-bit signed integers by subtracting the most significant word from the least significant word of each pair in the source and destination operands, and packs the signed 16-bit results to the destination operand (first operand). PHSUBD performs horizontal subtraction on each adjacent pair of 32-bit signed integers by subtracting the most significant doubleword from the least significant doubleword of each pair, and packs the signed 32-bit result to the destination operand. Both operands can be MMX or XMM registers. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.

### Operation

```
PHSUBW with 64-bit operands:
```

mm1[15-0] = mm1[15-0] - mm1[31-16]; mm1[31-16] = mm1[47-32] - mm1[63-48]; mm1[47-32] = mm2/m64[15-0] - mm2/m64[31-16]; mm1[63-48] = mm2/m64[47-32] - mm2/m64[63-48];

PHSUBW with 128-bit operands:

```
xmm1[15-0] = xmm1[15-0] - xmm1[31-16];
xmm1[31-16] = xmm1[47-32] - xmm1[63-48];
xmm1[47-32] = xmm1[79-64] - xmm1[95-80];
xmm1[63-48] = xmm1[111-96] - xmm1[127-112];
```

```
xmm1[79-64] = xmm2/m128[15-0] - xmm2/m128[31-16];
xmm1[95-80] = xmm2/m128[47-32] - xmm2/m128[63-48];
xmm1[111-96] = xmm2/m128[79-64] - xmm2/m128[95-80];
xmm1[127-112] = xmm2/m128[111-96] - xmm2/m128[127-112];
```

```
PHSUBD with 64-bit operands:
```

```
mm1[31-0] = mm1[31-0] - mm1[63-32];
mm1[63-32] = mm2/m64[31-0] - mm2/m64[63-32];
```

PHSUBD with 128-bit operands: xmm1[31-0] = xmm1[31-0] - xmm1[63-32]; xmm1[63-32] = xmm1[95-64] - xmm1[127-96]; xmm1[95-64] = xmm2/m128[31-0] - xmm2/m128[63-32]; xmm1[127-96] = xmm2/m128[95-64] - xmm2/m128[127-96];

# Intel C/C++ Compiler Intrinsic Equivalents

PHSUBW	m64 _mm_hsub_pi16 (m64 a,m64 b)
PHSUBW	m128i _mm_hsub_epi16 (m128i a,m128i b)
PHSUBD	m64 _mm_hsub_pi32 (m64 a,m64 b)
PHSUBD	m128i _mm_hsub_epi32 (m128i a,m128i b)

### **Protected Mode Exceptions**

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS or GS segments.
	(128-bit operations only) If not aligned on 16-byte boundary, regardless of segment.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#UD	If $CRO.EM = 1$ .
	(128-bit operations only) If CR4.OSFXSR(bit 9) = 0.
	If CPUID.SSSE3(ECX bit 9) = 0.
#NM	If TS bit in CR0 is set.
#MF	If there is a pending x87 FPU exception (64-bit operations only).
#AC(0)	(64-bit operations only) If alignment checking is enabled and unaligned memory reference is made while the current privilege level is 3.

### **Real Mode Exceptions**

#GP(0):	If any part of the operand lies outside of the effective address space from 0 to 0FFFFH.
	(128-bit operations only) If not aligned on 16-byte boundary, regardless of segment.
#UD:	If $CRO.EM = 1$ .
	(128-bit operations only) If CR4.OSFXSR(bit 9) = 0.
	If CPUID.SSSE3(ECX bit 9) = 0.
#NM	If TS bit in CR0 is set.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

## Virtual 8086 Mode Exceptions

Same exceptions as in Real Address Mode.

#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and unaligned memory reference is made.

# **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
	(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD	If CRO.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: ECX.SSSE3[bit 9] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F 38 07 /r	PHSUBSW mm1, mm2/m64	Valid	Valid	Subtract 16-bit signed integer horizontally, pack saturated integers to MM1.
66 0F 38 07 /r	PHSUBSW xmm1, xmm2/m128	Valid	Valid	Subtract 16-bit signed integer horizontally, pack saturated integers to XMM1

# PHSUBSW — Packed Horizontal Subtract and Saturate

### Description

PHSUBSW performs horizontal subtraction on each adjacent pair of 16-bit signed integers by subtracting the most significant word from the least significant word of each pair in the source and destination operands. The signed, saturated 16-bit results are packed to the destination operand (first operand). Both operands can be MMX or XMM register. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.

### Operation

```
PHSUBSW with 64-bit operands:
```

```
mm1[15-0] = SaturateToSignedWord(mm1[15-0] - mm1[31-16]);
mm1[31-16] = SaturateToSignedWord(mm1[47-32] - mm1[63-48]);
```

mm1[47-32] = SaturateToSignedWord(mm1[47-32] - mm1[05-46], mm1[47-32] = SaturateToSignedWord(mm2/m64[15-0] - mm2/m64[31-16]);

mm1[63-48] = SaturateToSignedWord(mm2/m64[47-32] - mm2/m64[63-48]);

mm 1[63-48] = Saturate 1 oSignedword(mm2/m64[47-32] - mm2/m64[6

### PHSUBSW with 128-bit operands:

```
xmm1[15-0] = SaturateToSignedWord(xmm1[15-0] - xmm1[31-16]);
xmm1[31-16] = SaturateToSignedWord(xmm1[47-32] - xmm1[63-48]);
xmm1[47-32] = SaturateToSignedWord(xmm1[79-64] - xmm1[95-80]);
xmm1[63-48] = SaturateToSignedWord(xmm2[111-96] - xmm1[127-112]);
xmm1[79-64] = SaturateToSignedWord(xmm2/m128[15-0] - xmm2/m128[31-16]);
xmm1[95-80] =SaturateToSignedWord(xmm2/m128[47-32] - xmm2/m128[63-48]);
xmm1[111-96] =SaturateToSignedWord(xmm2/m128[79-64] - xmm2/m128[95-80]);
xmm1[127-112]= SaturateToSignedWord(xmm2/m128[111-96] - xmm2/m128[127-112]);
```

## Intel C/C++ Compiler Intrinsic Equivalent

PHSUBSW \_\_\_m64 \_mm\_hsubs\_pi16 (\_\_m64 a, \_\_m64 b) PHSUBSW \_\_m128i \_mm\_hsubs\_epi16 (\_\_m128i a, \_\_m128i b)

# **Protected Mode Exceptions**

#GP(0)	if a memory operand effective address is outside the CS, DS, ES, FS or GS segments.
	If not aligned on 16-byte boundary, regardless of segment (128-bit operations only).
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#UD	If $CRO.EM = 1$ .
	If CR4.OSFXSR(bit 9) = 0 (128-bit operations only).
	If CPUID.SSSE3(ECX bit 9) = 0.
#NM	If TS bit in CR0 is set.
#MF	If there is a pending x87 FPU exception (64-bit operations only).
#AC(0)	If alignment checking is enabled and unaligned memory refer- ence is made while the current privilege level is 3 (64-bit opera- tions only).

## **Real Mode Exceptions**

#GP(0)	If any part of the operand lies outside of the effective address space from 0 to 0FFFFH.
	If not aligned on 16-byte boundary, regardless of segment (128-bit operations only).
#UD	If $CRO.EM = 1$ .
	If CR4.OSFXSR(bit 9) = 0 (128-bit operations only).
	If CPUID.SSSE3(ECX bit 9) = 0.
#NM	If TS bit in CR0 is set.
#MF	If there is a pending x87 FPU exception (64-bit operations only).

### Virtual 8086 Mode Exceptions

Same exceptions as in Real Address Mode.

- #PF(fault-code) If a page fault occurs.
- #AC(0) If alignment checking is enabled and unaligned memory reference is made (64-bit operations only).

# **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.		
#GP(0)	If the memory address is in a non-canonical form.		
	(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.		
#UD	If CR0.EM[bit 2] = 1.		
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.		
	If CPUID.01H: ECX.SSSE3[bit 9] = 0.		
#NM	If CR0.TS[bit 3] = 1.		
#MF	(64-bit operations only) If there is a pending x87 FPU exception.		
#PF(fault-code)	If a page fault occurs.		
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.		

# PINSRW—Insert Word

<b>Opcode</b> OF C4 / <i>r</i> ib	Instruction PINSRW mm, r32/m16, imm8	<b>64-Bit</b> <b>Mode</b> Valid	<b>Compat/ Leg Mode</b> Valid	<b>Description</b> Insert the low word from <i>r32</i> or from <i>m16</i> into <i>mm</i> at the word position specified by <i>imm8</i>
REX.W + 0F C4 / <i>r</i> ib	PINSRW mm, r64/m16, imm8	Valid	N.E.	Insert the low word from r64 or from m16 into mm at the word position specified by imm8
66 OF C4 / <i>r</i> ib	PINSRW xmm, <i>r32/m16</i> , imm8	Valid	Valid	Move the low word of <i>r32</i> or from <i>m16</i> into xmm at the word position specified by <i>imm8</i> .
REX.W + 66 0F C4 / <i>r</i> ib	PINSRW xmm, <i>r64/m16</i> , imm8	Valid	N.E.	Move the low word of <i>r64</i> or from <i>m16</i> into xmm at the word position specified by <i>imm8</i> .

### Description

Copies a word from the source operand (second operand) and inserts it in the destination operand (first operand) at the location specified with the count operand (third operand). (The other words in the destination register are left untouched.) The source operand can be a general-purpose register or a 16-bit memory location. (When the source operand is a general-purpose register, the low word of the register is copied.) The destination operand can be an MMX technology register or an XMM register. The count operand is an 8-bit immediate. When specifying a word location in an MMX technology register, the 2 least-significant bits of the count operand specify the location; for an XMM register, the 3 least-significant bits specify the location.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15, R8-15). Use of REX.W permits the use of 64 bit general purpose registers.

# Operation

PINSRW instruction with 64-bit source operand:

SEL  $\leftarrow$  COUNT AND 3H;

CASE (Determine word position) OF

- SEL  $\leftarrow$  0: MASK  $\leftarrow$  0000000000FFFFH;
- SEL  $\leftarrow$  1: MASK  $\leftarrow$  0000000FFFF0000H;
- SEL  $\leftarrow$  2: MASK  $\leftarrow$  0000FFFF00000000H;
- SEL  $\leftarrow$  3: MASK  $\leftarrow$  FFFF00000000000H;

#### DEST ← (DEST AND NOT MASK) OR (((SRC << (SEL \* 16)) AND MASK);

PINSRW instruction with 128-bit source operand:

SEL  $\leftarrow$  COUNT AND 7H;

CASE (Determine word position) OF

### Intel C/C++ Compiler Intrinsic Equivalent

PINSRW \_\_m64 \_mm\_insert\_pi16 (\_\_m64 a, int d, int n) PINSRW \_\_m128i \_mm\_insert\_epi16 ( \_\_m128i a, int b, int imm)

### **Flags Affected**

None.

### **Numeric Exceptions**

None.

#### **Protected Mode Exceptions**

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.		
#SS(0)	If a memory operand effective address is outside the SS segment limit.		
#UD	If CR0.EM[bit 2] = 1.		
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.		
	(128-bit operations only) If CPUID.01H: EDX.SSE2[bit 26] = 0.		
#NM	If CR0.TS[bit 3] = 1.		
#MF	(64-bit operations only) If there is a pending x87 FPU exception.		
#PF(fault-code)	If a page fault occurs.		
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.		

# **Real-Address Mode Exceptions**

#GP(0)	If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

# Virtual-8086 Mode Exceptions

Same exceptions as	in Real Address Mode
#PF(fault-code)	For a page fault.

#AC(0)	(64-bit operations only) If alignment checking is enabled and an
	unaligned memory reference is made.

If a memory address referencing the SS segment is in a non- canonical form.		
If the memory address is in a non-canonical form.		
If CR0.EM[bit 2] = 1.		
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.		
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.		
If CR0.TS[bit 3] = 1.		
(64-bit operations only) If there is a pending x87 FPU exception.		
If a page fault occurs.		
If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.		

# PMADDUBSW — Multiply and Add Packed Signed and Unsigned Bytes

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F 38 04 /r	PMADDUBSW mm1, mm2/m64	Valid	Valid	Multiply signed and unsigned bytes, add horizontal pair of signed words, pack saturated signed-words to MM1.
66 0F 38 04 /r	PMADDUBSW xmm1, xmm2/m128	Valid	Valid	Multiply signed and unsigned bytes, add horizontal pair of signed words, pack saturated signed-words to XMM1.

### Description

PMADDUBSW multiplies vertically each unsigned byte of the destination operand (first operand) with the corresponding signed byte of the source operand (second operand), producing intermediate signed 16-bit integers. Each adjacent pair of signed words is added and the saturated result is packed to the destination operand. For example, the lowest-order bytes (bits 7-0) in the source and destination operands are multiplied and the intermediate signed word result is added with the corresponding intermediate result from the 2nd lowest-order bytes (bits 15-8) of the operands; the sign-saturated result is stored in the lowest word of the destination register (15-0). The same operation is performed on the other pairs of adjacent bytes. Both operands can be MMX register or XMM registers. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.

### Operation

PMADDUBSW with 64 bit operands:

DEST[15-0] = SaturateToSignedWord(SRC[15-8]\*DEST[15-8]+SRC[7-0]\*DEST[7-0]); DEST[31-16] = SaturateToSignedWord(SRC[31-24]\*DEST[31-24]+SRC[23-16]\*DEST[23-16]); DEST[47-32] = SaturateToSignedWord(SRC[47-40]\*DEST[47-40]+SRC[39-32]\*DEST[39-32]); DEST[63-48] = SaturateToSignedWord(SRC[63-56]\*DEST[63-56]+SRC[55-48]\*DEST[55-48]);

### PMADDUBSW with 128 bit operands:

DEST[15-0] = SaturateToSignedWord(SRC[15-8]\* DEST[15-8]+SRC[7-0]\*DEST[7-0]); // Repeat operation for 2nd through 7th word SRC1/DEST[127-112] = SaturateToSignedWord(SRC[127-120]\*DEST[127-120]+ SRC[119-112]\* DEST[119-112]);

## Intel C/C++ Compiler Intrinsic Equivalents

 PMADDUBSW
 \_\_m64 \_mm\_maddubs\_pi16 (\_\_m64 a, \_\_m64 b)

 PMADDUBSW
 \_\_m128i \_mm\_maddubs\_epi16 (\_\_m128i a, \_\_m128i b)

### **Protected Mode Exceptions**

If a memory operand effective address is outside the CS, DS, ES, FS or GS segments.		
(128-bit operations only) If not aligned on 16-byte boundary, regardless of segment.		
If a memory operand effective address is outside the SS segment limit.		
If a page fault occurs.		
If $CRO.EM = 1$ .		
If CR4.OSFXSR(bit 9) = 0 (128-bit operations only)		
If CPUID.SSSE3(ECX bit 9) = 0.		
If TS bit in CR0 is set.		
(64-bit operations only) If there is a pending x87 FPU exception.		
(64-bit operations only) If alignment checking is enabled and unaligned memory reference is made while the current privilege level is 3.		

## **Real Mode Exceptions**

#GP(0)	If any part of the operand lies outside of the effective address space from 0 to 0FFFFH.
	(128-bit operations only) If not aligned on 16-byte boundary, regardless of segment.
#UD	If $CRO.EM = 1$ .
	(128-bit operations only) If CR4.OSFXSR(bit 9) = 0.
	If CPUID.SSSE3(ECX bit 9) = 0.
#NM	If TS bit in CR0 is set.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

### Virtual 8086 Mode Exceptions

Same exceptions as in Real Address Mode.

- #PF(fault-code) If a page fault occurs.
- #AC(0) (64-bit operations only) If alignment checking is enabled and unaligned memory reference is made.

# **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.		
#GP(0)	If the memory address is in a non-canonical form.		
	(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.		
#UD	If CR0.EM[bit 2] = 1.		
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.		
	If CPUID.01H: ECX.SSSE3[bit 9] = 0.		
#NM	If CR0.TS[bit 3] = 1.		
#MF	(64-bit operations only) If there is a pending x87 FPU exception.		
#PF(fault-code)	If a page fault occurs.		
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.		

Opcode	Instruction	64- Bit Mode	Compat/ Leg Mode	Description
0F F5 / <i>r</i>	PMADDWD mm, mm/m64	Valid	Valid	Multiply the packed words in <i>mm</i> by the packed words in <i>mm/m64</i> , add adjacent doubleword results, and store in <i>mm</i> .
66 0F F5 /r	PMADDWD xmm1, xmm2/m128	Valid	Valid	Multiply the packed word integers in <i>xmm1</i> by the packed word integers in <i>xmm2/m128</i> , add adjacent doubleword results, and store in <i>xmm1</i> .


# PMADDWD—Multiply and Add Packed Integers

## Description

Multiplies the individual signed words of the destination operand (first operand) by the corresponding signed words of the source operand (second operand), producing temporary signed, doubleword results. The adjacent doubleword results are then summed and stored in the destination operand. For example, the corresponding low-order words (15-0) and (31-16) in the source and destination operands are multiplied by one another and the doubleword results are added together and stored in the low doubleword of the destination register (31-0). The same operation is performed on the other pairs of adjacent words. (Figure 4-2 shows this operation when using 64-bit operands.) The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register.

The PMADDWD instruction wraps around only in one situation: when the 2 pairs of words being operated on in a group are all 8000H. In this case, the result wraps around to 80000000H.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).





### Operation

PMADDWD instruction with 64-bit operands:

 $\begin{array}{l} \mathsf{DEST[31:0]} \leftarrow (\mathsf{DEST[15:0]} * \mathsf{SRC[15:0]}) + (\mathsf{DEST[31:16]} * \mathsf{SRC[31:16]}); \\ \mathsf{DEST[63:32]} \leftarrow (\mathsf{DEST[47:32]} * \mathsf{SRC[47:32]}) + (\mathsf{DEST[63:48]} * \mathsf{SRC[63:48]}); \end{array}$ 

PMADDWD instruction with 128-bit operands:

 $\begin{array}{l} \mathsf{DEST[31:0]} \leftarrow (\mathsf{DEST[15:0]} * \mathsf{SRC[15:0]}) + (\mathsf{DEST[31:16]} * \mathsf{SRC[31:16]});\\ \mathsf{DEST[63:32]} \leftarrow (\mathsf{DEST[47:32]} * \mathsf{SRC[47:32]}) + (\mathsf{DEST[63:48]} * \mathsf{SRC[63:48]});\\ \mathsf{DEST[95:64]} \leftarrow (\mathsf{DEST[79:64]} * \mathsf{SRC[79:64]}) + (\mathsf{DEST[95:80]} * \mathsf{SRC[95:80]});\\ \mathsf{DEST[127:96]} \leftarrow (\mathsf{DEST[111:96]} * \mathsf{SRC[111:96]}) + (\mathsf{DEST[127:112]} * \mathsf{SRC[127:112]});\\ \end{array}$ 

### Intel C/C++ Compiler Intrinsic Equivalent

PMADDWD _	_m64 _r	1m_madd_pi16(_	m64	m1,	m64 m	12)
PMADDWD _	_m128i_	_mm_madd_epi1	6(	m128i a	э,ḿ	l 28i b)

### **Flags Affected**

None.

### **Numeric Exceptions**

None.

### **Protected Mode Exceptions**

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0)	If a memory operand effective address is outside the SS segment limit.

#UD	If CR0.EM[bit 2] = 1. 128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

### **Real-Address Mode Exceptions**

#GP(0)	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.		
	If any part of the operand lies outside of the effective address space from 0 to FFFFH.		
#UD	If CR0.EM[bit 2] = 1.		
	128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.		
#NM	If CR0.TS[bit 3] = 1.		
#MF	(64-bit operations only) If there is a pending x87 FPU exception.		

### Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code)For a page fault.#AC(0)(64-bit operations only) If alignment checking is enabled and an<br/>unaligned memory reference is made.

### **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
	(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.

### INSTRUCTION SET REFERENCE, N-Z

#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Opcode	Instruction	64- Bit Mode	Compat/ Leg Mode	Description
OF EE /r	PMAXSW mm1, mm2/m64	Valid	Valid	Compare signed word integers in <i>mm2/m64</i> and <i>mm1</i> and return maximum values.
66 OF EE / <i>r</i>	PMAXSW xmm1, xmm2/m128	Valid	Valid	Compare signed word integers in <i>xmm2/m128</i> and <i>xmm1</i> and return maximum values.

# PMAXSW—Maximum of Packed Signed Word Integers

### Description

Performs a SIMD compare of the packed signed word integers in the destination operand (first operand) and the source operand (second operand), and returns the maximum value for each pair of word integers to the destination operand. The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

### Operation

```
PMAXSW instruction for 64-bit operands:

IF DEST[15:0] > SRC[15:0]) THEN

DEST[15:0] \leftarrow DEST[15:0];

ELSE

DEST[15:0] \leftarrow SRC[15:0]; FI;

(* Repeat operation for 2nd and 3rd words in source and destination operands *)

IF DEST[63:48] > SRC[63:48]) THEN

DEST[63:48] \leftarrow DEST[63:48];

ELSE

DEST[63:48] \leftarrow SRC[63:48]; FI;

PMAXSW instruction for 128-bit operands:

IF DEST[15:0] > SRC[15:0]) THEN

DEST[15:0] \leftarrow DEST[15:0];

ELSE

DEST[15:0] \leftarrow SRC[15:0]; FI;

(FDEST[15:0] \leftarrow SRC[15:0]; FI;
```

(\* Repeat operation for 2nd through 7th words in source and destination operands \*)

#### INSTRUCTION SET REFERENCE, N-Z

IF DEST[127:112] > SRC[127:112]) THEN DEST[127:112] ← DEST[127:112]; ELSE DEST[127:112] ← SRC[127:112]; FI;

### Intel C/C++ Compiler Intrinsic Equivalent

 PMAXSW
 \_\_m64 \_mm\_max\_pi16(\_\_m64 a, \_\_m64 b)

 PMAXSW
 \_\_m128i \_mm\_max\_epi16 ( \_\_m128i a, \_\_m128i b)

### **Flags Affected**

None.

#### **Numeric Exceptions**

None.

#### Protected Mode Exceptions

If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.		
(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.		
If a memory operand effective address is outside the SS segment limit.		
If CR0.EM[bit 2] = 1.		
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.		
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.		
If CR0.TS[bit 3] = 1.		
(64-bit operations only) If there is a pending x87 FPU exception.		
If a page fault occurs.		
(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.		

#### **Real-Address Mode Exceptions**

#GP(0) (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment. If any part of the operand lies outside of the effective address space from 0 to FFFFH.

#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

# Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode			
#PF(fault-code)	For a page fault.		
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.		

# **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.		
#GP(0)	If the memory address is in a non-canonical form.		
	(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.		
#UD	If CR0.EM[bit 2] = 1.		
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.		
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.		
#NM	If CR0.TS[bit 3] = 1.		
#MF	(64-bit operations only) If there is a pending x87 FPU exception.		
#PF(fault-code)	If a page fault occurs.		
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.		

# PMAXUB—Maximum of Packed Unsigned Byte Integers

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
OF DE /r	PMAXUB mm1, mm2/m64	Valid	Valid	Compare unsigned byte integers in <i>mm2/m64</i> and <i>mm1</i> and returns maximum values.
66 OF DE /r	PMAXUB xmm1, xmm2/m128	Valid	Valid	Compare unsigned byte integers in <i>xmm2/m128</i> and <i>xmm1</i> and returns maximum values.

### Description

Performs a SIMD compare of the packed unsigned byte integers in the destination operand (first operand) and the source operand (second operand), and returns the maximum value for each pair of byte integers to the destination operand. The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

### Operation

```
PMAXUB instruction for 64-bit operands:
   IF DEST[7:0] > SRC[17:0]) THEN
        DEST[7:0] \leftarrow DEST[7:0];
   ELSE
        DEST[7:0] \leftarrow SRC[7:0]; FI;
   (* Repeat operation for 2nd through 7th bytes in source and destination operands *)
   IF DEST[63:56] > SRC[63:56]) THEN
        DEST[63:56] \leftarrow DEST[63:56];
   ELSE
        DEST[63:56] ← SRC[63:56]; FI;
PMAXUB instruction for 128-bit operands:
   IF DEST[7:0] > SRC[17:0]) THEN
        DEST[7:0] \leftarrow DEST[7:0];
   ELSE
        DEST[7:0] \leftarrow SRC[7:0]; FI;
   (* Repeat operation for 2nd through 15th bytes in source and destination operands *)
   IF DEST[127:120] > SRC[127:120]) THEN
```

 $\mathsf{DEST}[127:120] \leftarrow \mathsf{DEST}[127:120];$ 

ELSE

 $\mathsf{DEST[127:120]} \leftarrow \mathsf{SRC[127:120]}; \mathsf{FI};$ 

## Intel C/C++ Compiler Intrinsic Equivalent

PMAXUB \_\_\_m64 \_mm\_max\_pu8(\_\_\_m64 a, \_\_\_m64 b)

PMAXUB \_\_m128i \_mm\_max\_epu8 ( \_\_m128i a, \_\_m128i b)

### **Flags Affected**

None.

## **Numeric Exceptions**

None.

### **Protected Mode Exceptions**

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.		
	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.		
#SS(0)	If a memory operand effective address is outside the SS segment limit.		
#UD	If CR0.EM[bit 2] = 1.		
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.		
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.		
#NM	If CR0.TS[bit 3] = 1.		
#MF	(64-bit operations only) If there is a pending x87 FPU exception.		
#PF(fault-code)	If a page fault occurs.		
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.		

### **Real-Address Mode Exceptions**

#GP(0)	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.		
	If any part of the operand lies outside of the effective address space from 0 to FFFFH.		
#UD	If CR0.EM[bit 2] = 1.		
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.		
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.		

#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

# Virtual-8086 Mode Exceptions

Same exceptions as	s in Real Address Mode
#PF(fault-code)	For a page fault.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

# **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

If a memory address referencing the SS segment is in a non- canonical form.
If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H: EDX.SSE2[bit 26] = 0.
If CR0.TS[bit 3] = 1.
(64-bit operations only) If there is a pending x87 FPU exception.
If a page fault occurs.
(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
OF EA /r	PMINSW mm1, mm2/m64	Valid	Valid	Compare signed word integers in <i>mm2/m64</i> and <i>mm1</i> and return minimum values.
66 OF EA /r	PMINSW xmm1, xmm2/m128	Valid	Valid	Compare signed word integers in xmm2/m128 and xmm1 and return minimum values.

# PMINSW—Minimum of Packed Signed Word Integers

### Description

Performs a SIMD compare of the packed signed word integers in the destination operand (first operand) and the source operand (second operand), and returns the minimum value for each pair of word integers to the destination operand. The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

### Operation

```
PMINSW instruction for 64-bit operands:

IF DEST[15:0] < SRC[15:0] THEN

DEST[15:0] \leftarrow DEST[15:0];

ELSE

DEST[15:0] \leftarrow SRC[15:0]; FI;

(* Repeat operation for 2nd and 3rd words in source and destination operands *)

IF DEST[63:48] < SRC[63:48] THEN

DEST[63:48] \leftarrow DEST[63:48];

ELSE

DEST[63:48] \leftarrow DEST[63:48]; FI;

PMINSW instruction for 128-bit operands:

IF DEST[15:0] < SRC[15:0] THEN

DEST[15:0] \leftarrow DEST[15:0];

ELSE

DEST[15:0] \leftarrow SRC[15:0]; FI;
```

(\* Repeat operation for 2nd through 7th words in source and destination operands \*) IF DEST[127:112] < SRC/m64[127:112] THEN DEST[127:112] ← DEST[127:112]; ELSE

DEST[127:112] ← SRC[127:112]; FI;

### Intel C/C++ Compiler Intrinsic Equivalent

 PMINSW
 \_\_m64 \_mm\_min\_pi16 (\_\_m64 a, \_\_m64 b)

 PMINSW
 \_\_m128i \_mm\_min\_epi16 ( \_\_m128i a, \_\_m128i b)

## **Flags Affected**

None.

### **Numeric Exceptions**

None.

### Protected Mode Exceptions

If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.		
(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.		
If a memory operand effective address is outside the SS segment limit.		
If CR0.EM[bit 2] = 1.		
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.		
(128-bit operations only) If CPUID.01H: EDX.SSE2[bit 26] = 0.		
If CR0.TS[bit 3] = 1.		
(64-bit operations only) If there is a pending x87 FPU exception.		
If a page fault occurs.		
(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.		

### **Real-Address Mode Exceptions**

#GP(0) (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment. If any part of the operand lies outside of the effective address space from 0 to FFFFH.

#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

# Virtual-8086 Mode Exceptions

Same exceptions as	s in Real Address Mode
#PF(fault-code)	For a page fault.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

# **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
	(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# PMINUB—Minimum of Packed Unsigned Byte Integers

<b>Opcode</b> OF DA /r	Instruction PMINUB mm1,	<b>64-Bit</b> Mode Valid	Compat/ Leg Mode Valid	<b>Description</b> Compare unsigned byte integers
	mm2/m64	Vulla	Valia	in <i>mm2/m64</i> and <i>mm1</i> and returns minimum values.
66 OF DA /r	PMINUB xmm1, xmm2/m128	Valid	Valid	Compare unsigned byte integers in <i>xmm2/m128</i> and <i>xmm1</i> and returns minimum values.

### Description

Performs a SIMD compare of the packed unsigned byte integers in the destination operand (first operand) and the source operand (second operand), and returns the minimum value for each pair of byte integers to the destination operand. The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

### Operation

```
PMINUB instruction for 64-bit operands:
   IF DEST[7:0] < SRC[17:0] THEN
        DEST[7:0] \leftarrow DEST[7:0];
   ELSE
        DEST[7:0] \leftarrow SRC[7:0]; FI;
   (* Repeat operation for 2nd through 7th bytes in source and destination operands *)
   IF DEST[63:56] < SRC[63:56] THEN
        DEST[63:56] \leftarrow DEST[63:56];
   ELSE
        DEST[63:56] ← SRC[63:56]; FI;
PMINUB instruction for 128-bit operands:
   IF DEST[7:0] < SRC[17:0] THEN
        DEST[7:0] \leftarrow DEST[7:0];
   ELSE
        DEST[7:0] \leftarrow SRC[7:0]; FI;
   (* Repeat operation for 2nd through 15th bytes in source and destination operands *)
   IF DEST[127:120] < SRC[127:120] THEN
        DEST[127:120] \leftarrow DEST[127:120];
```

ELSE

DEST[127:120] ← SRC[127:120]; FI;

# Intel C/C++ Compiler Intrinsic Equivalent

PMINUB \_\_\_\_m64 \_m\_\_min\_\_pu8 (\_\_\_m64 a, \_\_\_m64 b)

PMINUB \_\_m128i \_mm\_min\_epu8 ( \_\_m128i a, \_\_m128i b)

# **Flags Affected**

None.

# **Numeric Exceptions**

None.

### **Protected Mode Exceptions**

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.		
	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.		
#SS(0)	If a memory operand effective address is outside the SS segment limit.		
#UD	If CR0.EM[bit 2] = 1.		
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.		
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.		
#NM	If CR0.TS[bit 3] = 1.		
#MF	(64-bit operations only) If there is a pending x87 FPU exception.		
#PF(fault-code)	If a page fault occurs.		
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.		

# **Real-Address Mode Exceptions**

#GP(0)	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.

#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

# Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode		
#PF(fault-code)	For a page fault.	
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.	

# **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

If a memory address referencing the SS segment is in a non- canonical form.
If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
If CRO.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H: EDX.SSE2[bit 26] = 0.
If CR0.TS[bit 3] = 1.
(64-bit operations only) If there is a pending x87 FPU exception.
If a page fault occurs.
(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F D7 / <i>r</i>	PMOVMSKB <i>r32, mm</i>	Valid	Valid	Move a byte mask of <i>mm</i> to <i>r32</i> .
REX.W + 0F D7 / <i>r</i>	PMOVMSKB r64, mm	Valid	N.E.	Move a byte mask of mm to the lower 32-bits of r64 and zero-fill the upper 32-bits.
66 OF D7 /r	PMOVMSKB <i>r32, xmm</i>	Valid	Valid	Move a byte mask of <i>xmm</i> to <i>r32</i> .
REX.W + 66 OF D7 /r	PMOVMSKB r64, xmm	Valid	N.E.	Move a byte mask of xmm to the lower 32-bits of r64 and zero-fill the upper 32-bits.

# PMOVMSKB—Move Byte Mask

# Description

Creates a mask made up of the most significant bit of each byte of the source operand (second operand) and stores the result in the low byte or word of the destination operand (first operand). The source operand is an MMX technology register or an XMM register; the destination operand is a general-purpose register. When operating on 64-bit operands, the byte mask is 8 bits; when operating on 128-bit operands, the byte mask is 16-bits.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15, R8-15). Use of REX.W permits the use of 64 bit general purpose registers.

# Operation

PMOVMSKB instruction with 64-bit source operand and r32:

 $\label{eq:r32[0]} \leftarrow SRC[7]; \\ r32[1] \leftarrow SRC[15]; \\ (* Repeat operation for bytes 2 through 6 *) \\ r32[7] \leftarrow SRC[63]; \\ r32[31:8] \leftarrow ZERO_FILL; \\ \end{cases}$ 

PMOVMSKB instruction with 128-bit source operand and r32:

```
r32[0] \leftarrow SRC[7];

r32[1] \leftarrow SRC[15];

(* Repeat operation for bytes 2 through 14 *)

r32[15] \leftarrow SRC[127];

r32[31:16] \leftarrow ZERO_FILL;
```

PMOVMSKB instruction with 64-bit source operand and r64: r64[0]  $\leftarrow$  SRC[7]; r64[1]  $\leftarrow$  SRC[15]; (\* Repeat operation for bytes 2 through 6 \*) r64[7]  $\leftarrow$  SRC[63]; r64[63:8]  $\leftarrow$  ZERO\_FILL;

PMOVMSKB instruction with 128-bit source operand and r64: r64[0]  $\leftarrow$  SRC[7]; r64[1]  $\leftarrow$  SRC[15]; (\* Repeat operation for bytes 2 through 14 \*) r64[15]  $\leftarrow$  SRC[127]; r64[63:16]  $\leftarrow$  ZERO\_FILL;

## Intel C/C++ Compiler Intrinsic Equivalent

PMOVMSKB	int_mm_movemask_pi8(m64 a)
PMOVMSKB	int _mm_movemask_epi8 (m128i a)

# **Flags Affected**

None.

### **Numeric Exceptions**

None.

#### **Protected Mode Exceptions**

#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

#### **Real-Address Mode Exceptions**

Same exceptions as in Protected Mode.

#### Virtual-8086 Mode Exceptions

Same exceptions as in Protected Mode.

# **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

# 64-Bit Mode Exceptions

Same exceptions as in Protected Mode.

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F 38 0B /r	PMULHRSW mm1, mm2/m64	Valid	Valid	Multiply 16-bit signed words, scale and round signed doublewords, pack high 16 bits to MM1.
66 OF 38 OB /r	PMULHRSW xmm1, xmm2/m128	Valid	Valid	Multiply 16-bit signed words, scale and round signed doublewords, pack high 16 bits to XMM1.

# PMULHRSW — Packed Multiply High with Round and Scale

## Description

PMULHRSW multiplies vertically each signed 16-bit integer from the destination operand (first operand) with the corresponding signed 16-bit integer of the source operand (second operand), producing intermediate, signed 32-bit integers. Each intermediate 32-bit integer is truncated to the 18 most significant bits. Rounding is always performed by adding 1 to the least significant bit of the 18-bit intermediate result. The final result is obtained by selecting the 16 bits immediately to the right of the most significant bit of each 18-bit intermediate result and packed to the destination operand. Both operands can be MMX register or XMM registers. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.

# Operation

```
PMULHRSW wi64-bit operands:
```

```
temp0[31:0] = INT32 ((DEST[15:0] * SRC[15:0]) >>14) + 1;
temp1[31:0] = INT32 ((DEST[31:15] * SRC[31:15]) >>14) + 1;
temp2[31:0] = INT32 ((DEST[47:32] * SRC[47:32]) >> 14) + 1;
temp3[31:0] = INT32 ((DEST[63:48] * SRc[63:48]) >> 14) + 1;
DEST[15:0] = temp0[16:1];
DEST[31:15] = temp1[16:1];
DEST[47:32] = temp2[16:1];
DEST[63:48] = temp3[16:1];
```

```
PMULHRSW with 128-bit operand:
```

```
temp0[31:0] = INT32 ((DEST[15:0] * SRC[15:0]) >>14) + 1;
temp1[31:0] = INT32 ((DEST[31:15] * SRC[31:15]) >>14) + 1;
temp2[31:0] = INT32 ((DEST[47:32] * SRC[47:32]) >>14) + 1;
temp3[31:0] = INT32 ((DEST[63:48] * SRC[63:48]) >>14) + 1;
temp4[31:0] = INT32 ((DEST[79:64] * SRC[79:64]) >>14) + 1;
```

```
temp5[31:0] = INT32 ((DEST[95:80] * SRC[95:80]) >>14) + 1;
temp6[31:0] = INT32 ((DEST[111:96] * SRC[111:96]) >>14) + 1;
temp7[31:0] = INT32 ((DEST[127:112] * SRC[127:112) >>14) + 1;
DEST[15:0] = temp0[16:1];
DEST[31:15] = temp1[16:1];
DEST[47:32] = temp2[16:1];
DEST[63:48] = temp3[16:1];
DEST[95:80] = temp5[16:1];
DEST[95:80] = temp5[16:1];
DEST[111:96] = temp6[16:1];
DEST[127:112] = temp7[16:1];
```

# Intel C/C++ Compiler Intrinsic Equivalents

PMULHRSW	m64 _mm_mulhrs_pi16 (m64 a,m64 b)
PMULHRSW	m128i _mm_mulhrs_epi16 (m128i a,m128i b)

### **Protected Mode Exceptions**

If a memory operand effective address is outside the CS, DS, ES, FS or GS segments.
(128-bit operations only) If not aligned on 16-byte boundary, regardless of segment.
If a memory operand effective address is outside the SS segment limit.
If a page fault occurs.
If CR0.EM = 1.
(128-bit operations only) If CR4.OSFXSR(bit 9) = 0.
If CPUID.SSSE3(ECX bit 9) = 0.
If TS bit in CR0 is set.
(64-bit operations only) If there is a pending x87 FPU exception.
(64-bit operations only) If alignment checking is enabled and unaligned memory reference is made while the current privilege level is 3.

#### **Real Mode Exceptions**

#GP(0)	If any part of the operand lies outside of the effective address space from 0 to 0FFFFH.
	(128-bit operations only) If not aligned on 16-byte boundary, regardless of segment.
#UD	If $CRO.EM = 1$ .
	(128-bit operations only) If CR4.OSFXSR(bit 9) = 0.
	If CPUID.SSSE3(ECX bit 9) = 0.

#NM	If TS bit in CR0 is set.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

### Virtual 8086 Mode Exceptions

Same exceptions as in Real Address Mode.

#PF(fault-code)If a page fault occurs.#AC(0)(64-bit operations only) If alignment checking is enabled and<br/>unaligned memory reference is made.

# **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
	(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: ECX.SSSE3[bit 9] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.


# PMULHUW—Multiply Packed Unsigned Integers and Store High Result

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F E4 / <i>r</i>	PMULHUW mm1, mm2/m64	Valid	Valid	Multiply the packed unsigned word integers in <i>mm1</i> register and <i>mm2/m64</i> , and store the high 16 bits of the results in <i>mm1</i> .
66 0F E4 / <i>r</i>	PMULHUW xmm1, xmm2/m128	Valid	Valid	Multiply the packed unsigned word integers in <i>xmm1</i> and <i>xmm2/m128</i> , and store the high 16 bits of the results in <i>xmm1</i> .

# Description

Performs a SIMD unsigned multiply of the packed unsigned word integers in the destination operand (first operand) and the source operand (second operand), and stores the high 16 bits of each 32-bit intermediate results in the destination operand. (Figure 4-3 shows this operation when using 64-bit operands.) The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).





# Operation

PMULHUW instruction with 64-bit operands:

PMULHUW instruction with 128-bit operands:

- $\begin{array}{rcl} \text{TEMP0[31:0]} \leftarrow & \text{DEST[15:0]} * \text{SRC[15:0]}; (* \text{ Unsigned multiplication } *) \\ \text{TEMP1[31:0]} \leftarrow & \text{DEST[31:16]} * \text{SRC[31:16]}; \end{array}$

## Intel C/C++ Compiler Intrinsic Equivalent

PMULHUW	m64 _mm_mulhi_pu16(m64 a,m64 b)
PMULHUW	m128i _mm_mulhi_epu16 (m128i a,m128i b)

## **Flags Affected**

None.

#### **Numeric Exceptions**

None.

#### **Protected Mode Exceptions**

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0)	If a memory operand effective address is outside the SS segment limit.

#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# **Real-Address Mode Exceptions**

#GP(0)	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

# Virtual-8086 Mode Exceptions

Same exceptions as	in Real Address Mode
#PF(fault-code)	For a page fault.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an
	unaligned memory reference is made.

# **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
	(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.

## INSTRUCTION SET REFERENCE, N-Z

#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

PMULHW—Multiply Packed Signed Integers and Store High Result
--

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F E5 / <i>r</i>	PMULHW mm, mm/m64	Valid	Valid	Multiply the packed signed word integers in <i>mm1</i> register and <i>mm2/m64</i> , and store the high 16 bits of the results in <i>mm1</i> .
66 0F E5 / <i>r</i>	PMULHW xmm1, xmm2/m128	Valid	Valid	Multiply the packed signed word integers in <i>xmm1</i> and <i>xmm2/m128</i> , and store the high 16 bits of the results in <i>xmm1</i> .

## Description

Performs a SIMD signed multiply of the packed signed word integers in the destination operand (first operand) and the source operand (second operand), and stores the high 16 bits of each intermediate 32-bit result in the destination operand. (Figure 4-3 shows this operation when using 64-bit operands.) The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.

n 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

## Operation

PMULHW instruction with 64-bit operands:

TEMP0[31:0] ←	DEST[15:0] * SRC[15:0]; (* Signed multiplication *)
TEMP1[31:0] ←	DEST[31:16] * SRC[31:16];
TEMP2[31:0] $\leftarrow$	DEST[47:32] * SRC[47:32];
TEMP3[31:0] ←	DEST[63:48] * SRC[63:48];
DEST[15:0] $\leftarrow$	TEMP0[31:16];

- DEST[31:16]  $\leftarrow$  TEMP1[31:16];
- DEST[47:32] ← TEMP2[31:16];
- DEST[63:48] ← TEMP3[31:16];

PMULHW instruction with 128-bit operands:

TEMP0[31:0]  $\leftarrow$  DEST[15:0] \* SRC[15:0]; (\* Signed multiplication \*) TEMP1[31:0]  $\leftarrow$  DEST[31:16] \* SRC[31:16]; TEMP2[31:0]  $\leftarrow$  DEST[47:32] \* SRC[47:32]; TEMP3[31:0]  $\leftarrow$  DEST[63:48] \* SRC[63:48];  $TEMP4[31:0] \leftarrow DEST[79:64] * SRC[79:64];$ TEMP5[31:0]  $\leftarrow$  DEST[95:80] \* SRC[95:80];  $TEMP6[31:0] \leftarrow DEST[111:96] * SRC[111:96];$ 

## Intel C/C++ Compiler Intrinsic Equivalent

PMULHW	m64 _mm_mulhi_pi16 (m64 m1,m64 m2)
PMULHW	m128i _mm_mulhi_epi16 (m128i a,m128i b)

## **Flags Affected**

None.

# **Numeric Exceptions**

None.

### **Protected Mode Exceptions**

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#UD	If CR0.EM[bit 2] = 1.
	128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

#### **Real-Address Mode Exceptions**

#GP(0)	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD	If CRO.EM[bit 2] = 1.
	128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

## Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code)For a page fault.#AC(0)(64-bit operations only) If alignment checking is enabled and an<br/>unaligned memory reference is made.

## **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

If a memory address referencing the SS segment is in a non- canonical form.
If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
If CRO.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
If CR0.TS[bit 3] = 1.
(64-bit operations only) If there is a pending x87 FPU exception.
If a page fault occurs.
(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.


# PMULLW—Multiply Packed Signed Integers and Store Low Result

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F D5 / <i>r</i>	PMULLW mm, mm/m64	Valid	Valid	Multiply the packed signed word integers in <i>mm1</i> register and <i>mm2/m64</i> , and store the low 16 bits of the results in <i>mm1</i> .
66 0F D5 /r	PMULLW xmm1, xmm2/m128	Valid	Valid	Multiply the packed signed word integers in <i>xmm1</i> and <i>xmm2/m128</i> , and store the low 16 bits of the results in <i>xmm1</i> .

### Description

Performs a SIMD signed multiply of the packed signed word integers in the destination operand (first operand) and the source operand (second operand), and stores the low 16 bits of each intermediate 32-bit result in the destination operand. (Figure 4-3 shows this operation when using 64-bit operands.) The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).





## Operation

PMULLW instruction with 64-bit operands:

 $\begin{array}{rcl} \mathsf{TEMPO}[31:0] \leftarrow & \mathsf{DEST}[15:0] * \mathsf{SRC}[15:0]; (* \mbox{ Signed multiplication } *) \\ \mathsf{TEMP1}[31:0] \leftarrow & \mathsf{DEST}[31:16] * \mathsf{SRC}[31:16]; \\ \mathsf{TEMP2}[31:0] \leftarrow & \mathsf{DEST}[47:32] * \mathsf{SRC}[47:32]; \\ \end{array}$ 

 $\mathsf{TEMP3[31:0]} \leftarrow \quad \mathsf{DEST[63:48]} * \mathsf{SRC[63:48]};$ 

DEST[15:0] $\leftarrow$	TEMP0[15:0];
DEST[31:16] ←	TEMP1[15:0];
DEST[47:32] ←	TEMP2[15:0];
DEST[63:48] ←	TEMP3[15:0];

PMULLW instruction with 64-bit operands:

 $TEMPO[31:0] \leftarrow DEST[15:0] * SRC[15:0]; (* Signed multiplication *)$ TEMP1[31:0]  $\leftarrow$  DEST[31:16] \* SRC[31:16]; TEMP2[31:0]  $\leftarrow$  DEST[47:32] \* SRC[47:32]; TEMP3[31:0] ← DEST[63:48] \* SRC[63:48];  $TEMP4[31:0] \leftarrow DEST[79:64] * SRC[79:64];$ TEMP5[31:0]  $\leftarrow$  DEST[95:80] \* SRC[95:80];  $TEMP6[31:0] \leftarrow DEST[111:96] * SRC[111:96];$  $TEMP7[31:0] \leftarrow DEST[127:112] * SRC[127:112];$ DEST[15:0]  $\leftarrow$  TEMP0[15:0]; DEST[31:16]  $\leftarrow$  TEMP1[15:0]; DEST[47:32]  $\leftarrow$  TEMP2[15:0]; DEST[63:48] ← TEMP3[15:0]; DEST[79:64] ← TEMP4[15:0]; DEST[95:80]  $\leftarrow$  TEMP5[15:0]; DEST[111:96]  $\leftarrow$  TEMP6[15:0];  $DEST[127:112] \leftarrow TEMP7[15:0];$ 

# Intel C/C++ Compiler Intrinsic Equivalent

PMULLW \_\_\_m64 \_mm\_mullo\_pi16(\_\_m64 m1, \_\_m64 m2)

PMULLW \_\_m128i \_mm\_mullo\_epi16 ( \_\_m128i a, \_\_m128i b)

# **Flags Affected**

None.

#### **Numeric Exceptions**

None.

## **Protected Mode Exceptions**

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.		
	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.		
#SS(0)	If a memory operand effective address is outside the SS segment limit.		

#### **INSTRUCTION SET REFERENCE, N-Z**

#UD	If CR0.EM[bit 2] = 1.			
	128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.			
#NM	If CR0.TS[bit 3] = 1.			
#MF	(64-bit operations only) If there is a pending x87 FPU exception.			
#PF(fault-code)	If a page fault occurs.			
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.			

### **Real-Address Mode Exceptions**

#GP(0)	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.			
	If any part of the operand lies outside of the effective address space from 0 to FFFFH.			
#UD	If CR0.EM[bit 2] = 1.			
	128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.			
#NM	If CR0.TS[bit 3] = 1.			
#MF	(64-bit operations only) If there is a pending x87 FPU exception.			

### Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code)For a page fault.#AC(0)(64-bit operations only) If alignment checking is enabled and an<br/>unaligned memory reference is made.

## **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
	(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.

#UD	If CR0.EM[bit 2] = 1.			
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.			
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.			
#NM	If CR0.TS[bit 3] = 1.			
#MF	(64-bit operations only) If there is a pending x87 FPU exception.			
#PF(fault-code)	If a page fault occurs.			
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.			

# PMULUDQ—Multiply Packed Unsigned Doubleword Integers

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F F4 /r	PMULUDQ mm1, mm2/m64	Valid	Valid	Multiply unsigned doubleword integer in <i>mm1</i> by unsigned doubleword integer in <i>mm2/m64</i> , and store the quadword result in <i>mm1</i> .
66 OF F4 /r	PMULUDQ xmm1, xmm2/m128	Valid	Valid	Multiply packed unsigned doubleword integers in <i>xmm1</i> by packed unsigned doubleword integers in <i>xmm2/m128</i> , and store the quadword results in <i>xmm1</i> .

## Description

Multiplies the first operand (destination operand) by the second operand (source operand) and stores the result in the destination operand. The source operand can be an unsigned doubleword integer stored in the low doubleword of an MMX technology register or a 64-bit memory location, or it can be two packed unsigned doubleword integers stored in the first (low) and third doublewords of an XMM register or an 128-bit memory location. The destination operand can be an unsigned doubleword integer stored in the low doubleword an MMX technology register or two packed doubleword integers stored in the low doubleword an MMX technology register or two packed doubleword integers stored in the first and third doublewords of an XMM register. The result is an unsigned quadword integer stored in the destination an MMX technology register or two packed unsigned quadword integers stored in an XMM register. When a quadword result is too large to be represented in 64 bits (overflow), the result is wrapped around and the low 64 bits are written to the destination element (that is, the carry is ignored).

For 64-bit memory operands, 64 bits are fetched from memory, but only the low doubleword is used in the computation; for 128-bit memory operands, 128 bits are fetched from memory, but only the first and third doublewords are used in the computation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

## Operation

PMULUDQ instruction with 64-Bit operands: DEST[63:0]  $\leftarrow$  DEST[31:0] \* SRC[31:0];

PMULUDQ instruction with 128-Bit operands: DEST[63:0] ← DEST[31:0] \* SRC[31:0]; DEST[127:64] ← DEST[95:64] \* SRC[95:64];

# Intel C/C++ Compiler Intrinsic Equivalent

 PMULUDQ
 \_\_m64 \_mm\_mul\_su32 (\_\_m64 a, \_\_m64 b)

 PMULUDQ
 \_\_m128i \_mm\_mul\_epu32 ( \_\_m128i a, \_\_m128i b)

# **Flags Affected**

None.

### **Protected Mode Exceptions**

If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.			
(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.			
If a memory operand effective address is outside the SS segment limit.			
If CR0.EM[bit 2] = 1.			
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.			
If CPUID.01H: EDX.SSE2[bit $26$ ] = 0.			
If CR0.TS[bit 3] = 1.			
(64-bit operations only) If there is a pending x87 FPU exception.			
If a page fault occurs.			
(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.			

# **Real-Address Mode Exceptions**

#GP(0)	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE2[bit $26$ ] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

## Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode #PF(fault-code) For a page fault.

#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

# **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.		
#GP(0)	If the memory address is in a non-canonical form.		
	(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.		
#UD	If CR0.EM[bit 2] = 1.		
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.		
	If CPUID.01H: EDX.SSE2[bit 26] = 0.		
#NM	If CR0.TS[bit 3] = 1.		
#MF	(64-bit operations only) If there is a pending x87 FPU exception.		
#PF(fault-code)	If a page fault occurs.		
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.		

# POP—Pop a Value from the Stack

Opcode	Instructio N	64-Bit Mode	Compat/ Leg Mode	Description
8F /0	POP r/m16	Valid	Valid	Pop top of stack into <i>m16</i> ; increment stack pointer.
8F /0	POP r/ <i>m32</i>	N.E.	Valid	Pop top of stack into <i>m32</i> ; increment stack pointer.
8F /0	POP r/ <i>m</i> 64	Valid	N.E.	Pop top of stack into <i>m64</i> ; increment stack pointer. Cannot encode 32-bit operand size.
58+ <i>rw</i>	POP <i>r16</i>	Valid	Valid	Pop top of stack into <i>r16;</i> increment stack pointer.
58+ rd	POP <i>r32</i>	N.E.	Valid	Pop top of stack into <i>r32;</i> increment stack pointer.
58+ rd	POP <i>r64</i>	Valid	N.E.	Pop top of stack into <i>r64</i> ; increment stack pointer. Cannot encode 32-bit operand size.
1F	POP DS	Invalid	Valid	Pop top of stack into DS; increment stack pointer.
07	POP ES	Invalid	Valid	Pop top of stack into ES; increment stack pointer.
17	POP SS	Invalid	Valid	Pop top of stack into SS; increment stack pointer.
0F A1	POP FS	Valid	Valid	Pop top of stack into FS; increment stack pointer by 16 bits.
0F A1	POP FS	N.E.	Valid	Pop top of stack into FS; increment stack pointer by 32 bits.
0F A1	POP FS	Valid	N.E.	Pop top of stack into FS; increment stack pointer by 64 bits.
0F A9	POP GS	Valid	Valid	Pop top of stack into GS; increment stack pointer by 16 bits.
0F A9	POP GS	N.E.	Valid	Pop top of stack into GS; increment stack pointer by 32 bits.
0F A9	POP GS	Valid	N.E.	Pop top of stack into GS; increment stack pointer by 64 bits.

# Description

Loads the value from the top of the stack to the location specified with the destination operand (or explicit opcode) and then increments the stack pointer. The destination operand can be a general-purpose register, memory location, or segment register. The address-size attribute of the stack segment determines the stack pointer size (16, 32, 64 bits) and the operand-size attribute of the current code segment determines the amount the stack pointer is incremented (2, 4, 8 bytes).

For example, if the address- and operand-size attributes are 32, the 32-bit ESP register (stack pointer) is incremented by 4; if they are 16, the 16-bit SP register is incremented by 2. (The B flag in the stack segment's segment descriptor determines the stack's address-size attribute, and the D flag in the current code segment's segment descriptor, along with prefixes, determines the operand-size attribute and also the address-size attribute of the destination operand.)

If the destination operand is one of the segment registers DS, ES, FS, GS, or SS, the value loaded into the register must be a valid segment selector. In protected mode, popping a segment selector into a segment register automatically causes the descriptor information associated with that segment selector to be loaded into the hidden (shadow) part of the segment register and causes the selector and the descriptor information to be validated (see the "Operation" section below).

A NULL value (0000-0003) may be popped into the DS, ES, FS, or GS register without causing a general protection fault. However, any subsequent attempt to reference a segment whose corresponding segment register is loaded with a NULL value causes a general protection exception (#GP). In this situation, no memory reference occurs and the saved value of the segment register is NULL.

The POP instruction cannot pop a value into the CS register. To load the CS register from the stack, use the RET instruction.

If the ESP register is used as a base register for addressing a destination operand in memory, the POP instruction computes the effective address of the operand after it increments the ESP register. For the case of a 16-bit stack where ESP wraps to OH as a result of the POP instruction, the resulting location of the memory write is processor-family-specific.

The POP ESP instruction increments the stack pointer (ESP) before data at the old top of stack is written into the destination.

A POP SS instruction inhibits all interrupts, including the NMI interrupt, until after execution of the next instruction. This action allows sequential execution of POP SS and MOV ESP, EBP instructions without the danger of having an invalid stack during an interrupt<sup>1</sup>. However, use of the LSS instruction is the preferred method of loading the SS and ESP registers.

In the following sequence, interrupts may be recognized before POP ESP executes:

POP SS POP SS POP ESP

If a code instruction breakpoint (for debug) is placed on an instruction located immediately after a POP SS instruction, the breakpoint may not be triggered. However, in a sequence of instructions that POP the SS register, only the first instruction in the sequence is guaranteed to delay an interrupt.

In 64-bit mode, using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). When in 64-bit mode, POPs using 32-bit operands are not encodable and POPs to DS, ES, SS are not valid. See the summary chart at the beginning of this section for encoding data and limits.

#### Operation

```
IF StackAddrSize = 32
   THEN
         IF OperandSize = 32
              THEN
                   DEST \leftarrow SS:ESP; (* Copy a doubleword *)
                   ESP \leftarrow ESP + 4;
              ELSE (* OperandSize = 16^*)
                   DEST \leftarrow SS:ESP; (* Copy a word *)
                   ESP \leftarrow ESP + 2;
         FI:
   ELSE IF StackAddrSize = 64
         THEN
              IF OperandSize = 64
                   THEN
                         DEST \leftarrow SS:RSP; (* Copy quadword *)
                         RSP \leftarrow RSP + 8;
                   ELSE (* OperandSize = 16^*)
                         DEST \leftarrow SS:RSP; (* Copy a word *)
                         RSP \leftarrow RSP + 2;
              FI;
         Fŀ
   ELSE StackAddrSize = 16
         THEN
              IF OperandSize = 16
                   THEN
                         DEST \leftarrow SS:SP; (* Copy a word *)
                         SP \leftarrow SP + 2:
                   ELSE (* OperandSize = 32 *)
                         DEST \leftarrow SS:SP; (* Copy a doubleword *)
                         SP \leftarrow SP + 4;
              FI:
```

#### FI;

Loading a segment register while in protected mode results in special actions, as described in the following listing. These checks are performed on the segment selector and the segment descriptor it points to.

64-BIT\_MODE

IF FS, or GS is loaded with non-NULL selector;

THEN

IF segment selector index is outside descriptor table limits OR segment is not a data or readable code segment OR ((segment is a data or nonconforming code segment) AND (both RPL and CPL > DPL)) THEN #GP(selector); IF segment not marked present THEN #NP(selector); ELSE SegmentRegister ← segment selector; SegmentRegister ← segment descriptor; FI;

IF FS, or GS is loaded with a NULL selector; THEN

SegmentRegister ← segment selector; SegmentRegister ← segment descriptor;

FI;

FI:

```
PREOTECTED MODE OR COMPATIBILITY MODE;
```

IF SS is loaded: THEN IF segment selector is NULL THEN #GP(0); FI; IF segment selector index is outside descriptor table limits or segment selector's RPL  $\neq$  CPL or segment is not a writable data segment or DPL  $\neq$  CPL THEN #GP(selector); FI; IF segment not marked present THEN #SS(selector); ELSE SS  $\leftarrow$  segment selector; SS ← segment descriptor; FI;

FI;

IF DS, ES, FS, or GS is loaded with non-NULL selector;

#### THEN

IF segment selector index is outside descriptor table limits or segment is not a data or readable code segment or ((segment is a data or nonconforming code segment) and (both RPL and CPL > DPL)) THEN #GP(selector); FI; IF segment not marked present THEN #NP(selector); ELSE SegmentRegister ← segment selector; SegmentRegister ← segment descriptor; FI;

IF DS, ES, FS, or GS is loaded with a NULL selector THEN SegmentRegister ← segment selector; SegmentRegister ← segment descriptor;

FI;

FI;

# **Flags Affected**

None.

#### **Protected Mode Exceptions**

#GP(0)	If attempt is made to load SS register with NULL segment selector.
	If the destination operand is in a non-writable segment.
	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.
#GP(selector)	If segment selector index is outside descriptor table limits.
	If the SS register is being loaded and the segment selector's RPL and the segment descriptor's DPL are not equal to the CPL.
	If the SS register is being loaded and the segment pointed to is a non-writable data segment.

	If the DS, ES, FS, or GS register is being loaded and the segment pointed to is not a data or readable code segment.
	If the DS, ES, FS, or GS register is being loaded and the segment pointed to is a data or nonconforming code segment, but both the RPL and the CPL are greater than the DPL.
#SS(0)	If the current top of stack is not within the stack segment.
	If a memory operand effective address is outside the SS segment limit.
#SS(selector)	If the SS register is being loaded and the segment pointed to is marked not present.
#NP	If the DS, ES, FS, or GS register is being loaded and the segment pointed to is marked not present.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If an unaligned memory reference is made while the current privilege level is 3 and alignment checking is enabled.

# **Real-Address Mode Exceptions**

#GP	If a memory operand effective address is outside the CS, DS,
	ES, FS, or GS segment limit.

# Virtual-8086 Mode Exceptions

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If an unaligned memory reference is made while alignment checking is enabled.

# **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#GP(0)	If the memory address is in a non-canonical form.
#SS(U)	If the stack address is in a non-canonical form.
#GP(selector)	If the descriptor is outside the descriptor table limit.
	If the FS or GS register is being loaded and the segment pointed to is not a data or readable code segment.
	If the FS or GS register is being loaded and the segment pointed to is a data or nonconforming code segment, but both the RPL and the CPL are greater than the DPL.
#AC(0)	If an unaligned memory reference is made while alignment checking is enabled.

#PF(fault-code)If a page fault occurs.#NPIf the FS or GS register is being loaded and the segment pointed<br/>to is marked not present.

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
61	POPA	Invalid	Valid	Pop DI, SI, BP, BX, DX, CX, and AX.
61	POPAD	Invalid	Valid	Pop EDI, ESI, EBP, EBX, EDX, ECX, and EAX.

# POPA/POPAD—Pop All General-Purpose Registers

## Description

Pops doublewords (POPAD) or words (POPA) from the stack into the general-purpose registers. The registers are loaded in the following order: EDI, ESI, EBP, EBX, EDX, ECX, and EAX (if the operand-size attribute is 32) and DI, SI, BP, BX, DX, CX, and AX (if the operand-size attribute is 16). (These instructions reverse the operation of the PUSHA/PUSHAD instructions.) The value on the stack for the ESP or SP register is ignored. Instead, the ESP or SP register is incremented after each register is loaded.

The POPA (pop all) and POPAD (pop all double) mnemonics reference the same opcode. The POPA instruction is intended for use when the operand-size attribute is 16 and the POPAD instruction for when the operand-size attribute is 32. Some assemblers may force the operand size to 16 when POPA is used and to 32 when POPAD is used (using the operand-size override prefix [66H] if necessary). Others may treat these mnemonics as synonyms (POPA/POPAD) and use the current setting of the operand-size attribute to determine the size of values to be popped from the stack, regardless of the mnemonic used. (The D flag in the current code segment's segment descriptor determines the operand-size attribute.)

This instruction executes as described in non-64-bit modes. It is not valid in 64-bit mode.

# Operation

```
 \begin{array}{ll} \text{IF 64-Bit Mode} \\ \text{THEN} \\ & \#\text{UD}; \\ \\ \text{ELSE} \\ & \text{IF OperandSize} = 32 \ (* \ \text{Instruction} = \text{POPAD }^*) \\ & \text{THEN} \\ & \quad \text{EDI} \leftarrow \text{Pop}(); \\ & \quad \text{ESI} \leftarrow \text{Pop}(); \\ & \quad \text{EBP} \leftarrow \text{Pop}(); \\ & \quad \text{Increment ESP by 4; } (* \ \text{Skip next 4 bytes of stack }^*) \\ & \quad \text{EBX} \leftarrow \text{Pop}(); \\ & \quad \text{EDX} \leftarrow \text{Pop}(); \\ & \quad \text{ECX} \leftarrow \text{Pop}(); \\ & \quad \text{EAX} \leftarrow \text{Pop}(); \\ \end{array}
```

```
\begin{array}{l} \mbox{ELSE (* OperandSize = 16, instruction = POPA *)} \\ DI \leftarrow Pop(); \\ SI \leftarrow Pop(); \\ BP \leftarrow Pop(); \\ Increment ESP by 2; (* Skip next 2 bytes of stack *) \\ BX \leftarrow Pop(); \\ DX \leftarrow Pop(); \\ CX \leftarrow Pop(); \\ AX \leftarrow Pop(); \\ FI; \end{array}
```

FI;

# **Flags Affected**

None.

## **Protected Mode Exceptions**

#SS(0)	If the starting or ending stack address is not within the stack segment.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If an unaligned memory reference is made while the current privilege level is 3 and alignment checking is enabled.

#### **Real-Address Mode Exceptions**

#SS If the starting or ending stack address is not within the stack segment.

# Virtual-8086 Mode Exceptions

#SS(0)	If the starting or ending stack address is not within the stack segment.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If an unaligned memory reference is made while alignment checking is enabled.

#### **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#### **64-Bit Mode Exceptions**

#UD If in 64-bit mode.

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
9D	POPF	Valid	Valid	Pop top of stack into lower 16 bits of EFLAGS.
9D	POPFD	N.E.	Valid	Pop top of stack into EFLAGS.
REX.W + 9D	POPFQ	Valid	N.E.	Pop top of stack and zero-extend into RFLAGS.

# POPF/POPFD/POPFQ—Pop Stack into EFLAGS Register

## Description

Pops a doubleword (POPFD) from the top of the stack (if the current operand-size attribute is 32) and stores the value in the EFLAGS register, or pops a word from the top of the stack (if the operand-size attribute is 16) and stores it in the lower 16 bits of the EFLAGS register (that is, the FLAGS register). These instructions reverse the operation of the PUSHF/PUSHFD instructions.

The POPF (pop flags) and POPFD (pop flags double) mnemonics reference the same opcode. The POPF instruction is intended for use when the operand-size attribute is 16; the POPFD instruction is intended for use when the operand-size attribute is 32. Some assemblers may force the operand size to 16 for POPF and to 32 for POPFD. Others may treat the mnemonics as synonyms (POPF/POPFD) and use the setting of the operand-size attribute to determine the size of values to pop from the stack.

The effect of POPF/POPFD on the EFLAGS register changes, depending on the mode of operation. When the processor is operating in protected mode at privilege level 0 (or in real-address mode, the equivalent to privilege level 0), all non-reserved flags in the EFLAGS register except RF<sup>1</sup>, VIP, VIF, and VM may be modified. VIP, VIF and VM remain unaffected.

When operating in protected mode with a privilege level greater than 0, but less than or equal to IOPL, all flags can be modified except the IOPL field and VIP, VIF, and VM. Here, the IOPL flags are unaffected, the VIP and VIF flags are cleared, and the VM flag is unaffected. The interrupt flag (IF) is altered only when executing at a level at least as privileged as the IOPL. If a POPF/POPFD instruction is executed with insufficient privilege, an exception does not occur but privileged bits do not change.

When operating in virtual-8086 mode, the IOPL must be equal to 3 to use POPF/POPFD instructions; VM, RF, IOPL, VIP, and VIF are unaffected. If the IOPL is less than 3, POPF/POPFD causes a general-protection exception (#GP).

In 64-bit mode, use REX.W to pop the top of stack to RFLAGS. The mnemonic assigned is POPFQ (note that the 32-bit operand is not encodable). POPFQ pops 64

<sup>1.</sup> RF is always zero after execution of POPF. This is because POPF, like all instructions, clears RF as it begins to execute.

bits from the stack, loads the lower 32 bits into RFLAGS, and zero extends the upper bits of RFLAGS.

See Chapter 3 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for more information about the EFLAGS registers.

#### Operation

```
IF VM = 0 (* Not in Virtual-8086 Mode *)
   THEN IF CPL = 0
        THEN
             IF OperandSize = 32;
                  THEN
                       EFLAGS \leftarrow Pop(); (* 32-bit pop *)
                       (* All non-reserved flags except RF, VIP, VIF, and VM can be modified;
                       VIP and VIF are cleared; RF, VM, and all reserved bits are unaffected. *)
                  ELSE IF (Operandsize = 64)
                       RFLAGS = Pop(); (* 64-bit pop *)
                       (* All non-reserved flags except RF, VIP, VIF, and VM can be modified; VIP
                       and VIF are cleared; RF, VM, and all reserved bits are unaffected.*)
                  ELSE (* OperandSize = 16 *)
                       EFLAGS[15:0] \leftarrow Pop(); (* 16-bit pop *)
                       (* All non-reserved flags can be modified. *)
             FI:
        ELSE (* CPL > 0 *)
             IF OperandSize = 32
                  THEN
                       IF CPL > IOPL
                            THEN
                                 EFLAGS \leftarrow Pop(); (* 32-bit pop *)
                                 (* All non-reserved bits except IF, IOPL, RF, VIP, and
                                 VIF can be modified; IF, IOPL, RF, VM, and all reserved
                                 bits are unaffected; VIP and VIF are cleared. *)
                            ELSE
                                 EFLAGS \leftarrow Pop(); (* 32-bit pop *)
                                 (* All non-reserved bits except IOPL, RF, VIP, and VIF can be
                                  modified; IOPL, RF, VM, and all reserved bits are
                                 unaffected: VIP and VIF are cleared. *)
                       FI:
                  ELSE IF (Operandsize = 64)
                       IF CPL > IOPL
                            THEN
                                 RFLAGS \leftarrow Pop(); (* 64-bit pop *)
                                 (* All non-reserved bits except IF, IOPL, RF, VIP, and
                                 VIF can be modified; IF, IOPL, RF, VM, and all reserved
                                 bits are unaffected; VIP and VIF are cleared. *)
                            ELSE
```

```
RFLAGS \leftarrow Pop(); (* 64-bit pop *)
                                  (* All non-reserved bits except IOPL, RF, VIP, and VIF can be
                                  modified; IOPL, RF, VM, and all reserved bits are
                                  unaffected; VIP and VIF are cleared. *)
                        FI:
                   ELSE (* OperandSize = 16 *)
                        EFLAGS[15:0] \leftarrow Pop(); (* 16-bit pop *)
                        (* All non-reserved bits except IOPL can be modified; IOPL and all
                        reserved bits are unaffected. *)
             FI;
         FI:
   ELSE (* In Virtual-8086 Mode *)
         IF IOPL = 3
             THEN IF OperandSize = 32
                   THEN
                        EFLAGS \leftarrow Pop();
                        (* All non-reserved bits except VM, RF, IOPL, VIP, and VIF can be
                        modified; VM, RF, IOPL, VIP, VIF, and all reserved bits are unaffected. *)
                   ELSE
                        EFLAGS[15:0] \leftarrow Pop(); FI;
                        (* All non-reserved bits except IOPL can be modified;
                        IOPL and all reserved bits are unaffected, *)
        ELSE (* IOPL < 3 *)
              #GP(0); (* Trap to virtual-8086 monitor. *)
         FI;
   FI;
FI:
```

## **Flags Affected**

All flags may be affected; see the Operation section for details.

#### Protected Mode Exceptions

#SS(0)	If the top of stack is not within the stack segment.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If an unaligned memory reference is made while the current privilege level is 3 and alignment checking is enabled.

#### **Real-Address Mode Exceptions**

#SS If the top of stack is not within the stack segment.

# Virtual-8086 Mode Exceptions

#GP(0)	If the I/O privilege level is less than 3.
	If an attempt is made to execute the POPF/POPFD instruction with an operand-size override prefix.
#SS(0)	If the top of stack is not within the stack segment.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If an unaligned memory reference is made while alignment checking is enabled.

# **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#GP(0)	If the memory address is in a non-canonical form.
#SS(0)	If the stack address is in a non-canonical form.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# **POR-Bitwise Logical OR**

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
OF EB /r	POR mm, mm/m64	Valid	Valid	Bitwise OR of <i>mm/m64</i> and <i>mm</i> .
66 OF EB / <i>r</i>	POR xmm1, xmm2/m128	Valid	Valid	Bitwise OR of <i>xmm2/m128</i> and <i>xmm1</i> .

### Description

Performs a bitwise logical OR operation on the source operand (second operand) and the destination operand (first operand) and stores the result in the destination operand. The source operand can be an MMX technology register or a 64-bit memory location or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register. Each bit of the result is set to 1 if either or both of the corresponding bits of the first and second operands are 1; otherwise, it is set to 0.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

### Operation

DEST  $\leftarrow$  DEST OR SRC;

## Intel C/C++ Compiler Intrinsic Equivalent

POR	m64 _	_mm_or_	_si64(	_m64 m1, _	m64 m2)	
-----	-------	---------	--------	------------	---------	--

POR \_\_m128i \_mm\_or\_si128(\_\_m128i m1, \_\_m128i m2)

## **Flags Affected**

None.

#### **Numeric Exceptions**

None.

#### **Protected Mode Exceptions**

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0)	If a memory operand effective address is outside the SS segment limit.

#UD	If CR0.EM[bit 2] = 1.
	128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable
	processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

## **Real-Address Mode Exceptions**

#GP(0)	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD	If CR0.EM[bit 2] = 1.
	128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

### Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code)For a page fault.#AC(0)(64-bit operations only) If alignment checking is enabled and an<br/>unaligned memory reference is made.

### **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
	(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.

## INSTRUCTION SET REFERENCE, N-Z

#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H: EDX.SSE2[bit 26] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F 18 /1	PREFETCHT0 m8	Valid	Valid	Move data from <i>m8</i> closer to the processor using T0 hint.
0F 18 /2	PREFETCHT1 m8	Valid	Valid	Move data from <i>m8</i> closer to the processor using T1 hint.
0F 18 /3	PREFETCHT2 m8	Valid	Valid	Move data from <i>m8</i> closer to the processor using T2 hint.
0F 18 /0	PREFETCHNTA m8	Valid	Valid	Move data from <i>m8</i> closer to the processor using NTA hint.

# PREFETCH*h*—Prefetch Data Into Caches

## Description

Fetches the line of data from memory that contains the byte specified with the source operand to a location in the cache hierarchy specified by a locality hint:

- T0 (temporal data)—prefetch data into all levels of the cache hierarchy.
  - Pentium III processor—1st- or 2nd-level cache.
  - Pentium 4 and Intel Xeon processors—2nd-level cache.
- T1 (temporal data with respect to first level cache)—prefetch data into level 2 cache and higher.
  - Pentium III processor—2nd-level cache.
  - Pentium 4 and Intel Xeon processors—2nd-level cache.
- T2 (temporal data with respect to second level cache)—prefetch data into level 2 cache and higher.
  - Pentium III processor—2nd-level cache.
  - Pentium 4 and Intel Xeon processors—2nd-level cache.
- NTA (non-temporal data with respect to all cache levels)—prefetch data into nontemporal cache structure and into a location close to the processor, minimizing cache pollution.
  - Pentium III processor—1st-level cache
  - Pentium 4 and Intel Xeon processors—2nd-level cache

The source operand is a byte memory location. (The locality hints are encoded into the machine level instruction using bits 3 through 5 of the ModR/M byte. Use of any ModR/M value other than the specified ones will lead to unpredictable behavior.)

If the line selected is already present in the cache hierarchy at a level closer to the processor, no data movement occurs. Prefetches from uncacheable or WC memory are ignored.

The PREFETCH*h* instruction is merely a hint and does not affect program behavior. If executed, this instruction moves data closer to the processor in anticipation of future use.

The implementation of prefetch locality hints is implementation-dependent, and can be overloaded or ignored by a processor implementation. The amount of data prefetched is also processor implementation-dependent. It will, however, be a minimum of 32 bytes.

It should be noted that processors are free to speculatively fetch and cache data from system memory regions that are assigned a memory-type that permits speculative reads (that is, the WB, WC, and WT memory types). A PREFETCH*h* instruction is considered a hint to this speculative behavior. Because this speculative fetching can occur at any time and is not tied to instruction execution, a PREFETCH*h* instruction is not ordered with respect to the fence instructions (MFENCE, SFENCE, and LFENCE) or locked memory references. A PREFETCH*h* instruction is also unordered with respect to CLFLUSH instructions, other PREFETCH*h* instructions, or any other general instruction. It is ordered with respect to serializing instructions such as CPUID, WRMSR, OUT, and MOV CR.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

### Operation

FETCH (m8);

## Intel C/C++ Compiler Intrinsic Equivalent

#### void\_mm\_prefetch(char \*p, int i)

The argument "\*p" gives the address of the byte (and corresponding cache line) to be prefetched. The value "i" gives a constant (\_MM\_HINT\_T0, \_MM\_HINT\_T1, \_MM\_HINT\_T2, or \_MM\_HINT\_NTA) that specifies the type of prefetch operation to be performed.

### **Numeric Exceptions**

None.

### **Exceptions (All Operating Modes)**

None.

# **PSADBW**—Compute Sum of Absolute Differences

Opcode	Instruction	64- Bit Mode	Compat/ Leg Mode	Description
0F F6 / <i>r</i>	PSADBW mm1, mm2/m64	Valid	Valid	Computes the absolute differences of the packed unsigned byte integers from <i>mm2</i> / <i>m64</i> and <i>mm1</i> ; differences are then summed to produce an unsigned word integer result.
66 OF F6 / <i>r</i>	PSADBW xmm1, xmm2/m128	Valid	Valid	Computes the absolute differences of the packed unsigned byte integers from <i>xmm2</i> / <i>m128</i> and <i>xmm1</i> ; the 8 low differences and 8 high differences are then summed separately to produce two unsigned word integer results.

### Description

Computes the absolute value of the difference of 8 unsigned byte integers from the source operand (second operand) and from the destination operand (first operand). These 8 differences are then summed to produce an unsigned word integer result that is stored in the destination operand. The source operand can be an MMX technology register or a 64-bit memory location or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register. Figure 4-5 shows the operation of the PSADBW instruction when using 64-bit operands.

When operating on 64-bit operands, the word integer result is stored in the low word of the destination operand, and the remaining bytes in the destination operand are cleared to all 0s.

When operating on 128-bit operands, two packed results are computed. Here, the 8 low-order bytes of the source and destination operands are operated on to produce a word result that is stored in the low word of the destination operand, and the 8 high-order bytes are operated on to produce a word result that is stored in bits 64 through 79 of the destination operand. The remaining bytes of the destination operand are cleared.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

SRC	X7	X6	X5	X4	X3	X2	X1	X0
DEST	Y7	Y6	Y5	Y4	Y3	Y2	Y1	Y0
TEMP	ABS(X7:Y7)	ABS(X6:Y6)	ABS(X5:Y5)	ABS(X4:Y4)	ABS(X3:Y3)	ABS(X2:Y2)	ABS(X1:Y1)	ABS(X0:Y0)
DEST	00H	00H	00H	00H	00H	00H	SUM(TEMP	7TEMP0)

### Figure 4-5. PSADBW Instruction Operation Using 64-bit Operands

## Operation

PSADBW instructions when using 64-bit operands: TEMP0  $\leftarrow$  ABS(DEST[7:0] - SRC[7:0]); (\* Repeat operation for bytes 2 through 6 \*) TEMP7  $\leftarrow$  ABS(DEST[63:56] - SRC[63:56]); DEST[15:0]  $\leftarrow$  SUM(TEMP0:TEMP7); DEST[63:16]  $\leftarrow$  00000000000H;

 $\begin{array}{l} \mathsf{PSADBW} \text{ instructions when using 128-bit operands:} \\ \mathsf{TEMP0} \leftarrow \mathsf{ABS}(\mathsf{DEST}[7:0] - \mathsf{SRC}[7:0]); \\ (* \text{ Repeat operation for bytes 2 through 14 *}) \\ \mathsf{TEMP15} \leftarrow \mathsf{ABS}(\mathsf{DEST}[127:120] - \mathsf{SRC}[127:120]); \\ \mathsf{DEST}[15:0] \leftarrow \mathsf{SUM}(\mathsf{TEMP0:TEMP7}); \\ \mathsf{DEST}[63:6] \leftarrow \mathsf{O0000000000H}; \\ \mathsf{DEST}[79:64] \leftarrow \mathsf{SUM}(\mathsf{TEMP8:TEMP15}); \\ \mathsf{DEST}[127:80] \leftarrow \mathsf{O000000000H}; \end{array}$ 

## Intel C/C++ Compiler Intrinsic Equivalent

PSADBW \_\_m64\_mm\_sad\_pu8(\_\_m64 a, \_\_m64 b) PSADBW \_\_m128i \_mm\_sad\_epu8(\_\_m128i a, \_\_m128i b)

## **Flags Affected**

None.

## **Numeric Exceptions**

None.

### **Protected Mode Exceptions**

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

## **Real-Address Mode Exceptions**

#GP(0)	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

## Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code)For a page fault.#AC(0)(64-bit operations only) If alignment checking is enabled and an<br/>unaligned memory reference is made.

## **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

## 64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a noncanonical form.

## **INSTRUCTION SET REFERENCE, N-Z**

#GP(0)	If the memory address is in a non-canonical form.
	(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

<b>Opcode</b> OF 38 00 /r	<b>Instruction</b> PSHUFB mm1, mm2/m64	<b>64-Bit</b> Mode Valid	<b>Compat/</b> Leg Mode Valid	<b>Description</b> Shuffle bytes in mm1 according to contents of
66 0F 38 00 /r	PSHUFB xmm1, xmm2/m128	Valid	Valid	mm2/m64. Shuffle bytes in xmm1 according to contents of xmm2/m128.

# PSHUFB — Packed Shuffle Bytes

## Description

PSHUFB performs in-place shuffles of bytes in the destination operand (the first operand) according to the shuffle control mask in the source operand (the second operand). The instruction permutes the data in the destination operand, leaving the shuffle mask unaffected. If the most significant bit (bit[7]) of each byte of the shuffle control mask is set, then constant zero is written in the result byte. Each byte in the shuffle control mask forms an index to permute the corresponding byte in the destination operand. The value of each index is the least significant 4 bits (128-bit operation) or 3 bits (64-bit operation) of the shuffle control byte. Both operands can be MMX register or XMM registers. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.


## Operation

```
PSHUFB with 64 bit operands:
   for i = 0 to 7 {
        if (SRC[(i * 8)+7] == 1 ) then
             DEST[(i*8)+7...(i*8)+0] <- 0;
        else
             index[2..0] <- SRC[(i*8)+2 .. (i*8)+0];
             DEST[(i*8)+7...(i*8)+0] <- DEST[(index*8+7)..(index*8+0)];
        endif;
   }
PSHUFB with 128 bit operands:
   for i = 0 to 15 {
        if (SRC[(i * 8)+7] == 1 ) then
             DEST[(i*8)+7..(i*8)+0] <- 0;
         else
             index[3..0] <- SRC[(i*8)+3 .. (i*8)+0];
             DEST[(i*8)+7..(i*8)+0] <- DEST[(index*8+7)..(index*8+0)];
```

#### **INSTRUCTION SET REFERENCE, N-Z**



}



## Figure 4-6. PSHUB with 64-Bit Operands

## Intel C/C++ Compiler Intrinsic Equivalent

- PSHUFB \_\_m64 \_mm\_shuffle\_pi8 (\_\_m64 a, \_\_m64 b)
- PSHUFB \_\_m128i \_mm\_shufflehi\_epi16(\_\_m128i a, int n)

## **Protected Mode Exceptions**

	<ul> <li>A second s</li></ul>
#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS or GS segments.
	(128-bit operations only) If not aligned on 16-byte boundary, regardless of segment.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#UD	If $CRO.EM = 1$ .
	(128-bit operations only) If CR4.OSFXSR(bit 9) = 0.
	If CPUID.SSSE3(ECX bit 9) = 0.
#NM	If TS bit in CR0 is set.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#AC(0)	(64-bit operations only) If alignment checking is enabled and unaligned memory reference is made while the current privilege level is 3.

## **Real Mode Exceptions**

#GP(0)	If any part of the operand lies outside of the effective address space from 0 to 0FFFFH.
	(128-bit operations only) If not aligned on 16-byte boundary, regardless of segment.
#UD	If $CRO.EM = 1$ .
	(128-bit operations only) If CR4.OSFXSR(bit 9) = 0.
	If CPUID.SSSE3(ECX bit 9) = 0.
#NM	If TS bit in CR0 is set.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

## Virtual 8086 Mode Exceptions

Same exceptions as in Real Address Mode.#PF(fault-code)If a page fault occurs.#AC(0)(64-bit operations only) If alignment checking is enabled and<br/>unaligned memory reference is made.

## **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
	(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: ECX.SSSE3[bit 9] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# **PSHUFD—Shuffle Packed Doublewords**

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
66 0F 70 / <i>r</i> ib	PSHUFD xmm1, xmm2/m128, imm8	Valid	Valid	Shuffle the doublewords in <i>xmm2/m128</i> based on the encoding in <i>imm8</i> and store the result in <i>xmm1</i> .

## Description

Copies doublewords from source operand (second operand) and inserts them in the destination operand (first operand) at the locations selected with the order operand (third operand). Figure 4-7 shows the operation of the PSHUFD instruction and the encoding of the order operand. Each 2-bit field in the order operand selects the contents of one doubleword location in the destination operand. For example, bits 0 and 1 of the order operand select the contents of doubleword 0 of the destination operand. The encoding of bits 0 and 1 of the order operand (see the field encoding in Figure 4-7) determines which doubleword from the source operand will be copied to doubleword 0 of the destination operand.




Figure 4-7. PSHUFD Instruction Operation

The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. The order operand is an 8-bit immediate. Note that this instruction permits a doubleword in the source operand to be copied to more than one doubleword location in the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

## Operation

 $\begin{array}{l} \mathsf{DEST[31:0]} \leftarrow (\mathsf{SRC} >> (\mathsf{ORDER[1:0]} * 32))[31:0];\\ \mathsf{DEST[63:32]} \leftarrow (\mathsf{SRC} >> (\mathsf{ORDER[3:2]} * 32))[31:0];\\ \mathsf{DEST[95:64]} \leftarrow (\mathsf{SRC} >> (\mathsf{ORDER[5:4]} * 32))[31:0];\\ \mathsf{DEST[127:96]} \leftarrow (\mathsf{SRC} >> (\mathsf{ORDER[7:6]} * 32))[31:0]; \end{array}$ 

## Intel C/C++ Compiler Intrinsic Equivalent

PSHUFD \_\_m128i \_mm\_shuffle\_epi32(\_\_m128i a, int n)

## **Flags Affected**

None.

### **Numeric Exceptions**

None.

### **Protected Mode Exceptions**

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#UD	If CR0.EM[bit 2] = 1.
	If $CR4.OSFXSR[bit 9] = 0.$
	If CPUID.01H: EDX.SSE2[bit $26$ ] = 0.
#NM	If CR0.TS[bit 3] = 1.
#PF(fault-code)	If a page fault occurs.

## **Real-Address Mode Exceptions**

#GP(0)	If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD	If CR0.EM[bit 2] = 1.
	If $CR4.OSFXSR[bit 9] = 0.$
	If CPUID.01H: EDX.SSE2[bit 26] = 0.
#NM	If CR0.TS[bit 3] = 1.

## Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode #PF(fault-code) For a page fault.

## **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
	If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD	If CR0.EM[bit 2] = 1.
	If $CR4.OSFXSR[bit 9] = 0.$
	If CPUID.01H: EDX.SSE2[bit 26] = $0$ .
#NM	If CR0.TS[bit 3] = 1.
#PF(fault-code)	If a page fault occurs.

# PSHUFHW—Shuffle Packed High Words

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
F3 0F 70 / <i>r</i> ib	PSHUFHW xmm1, xmm2/ m128, imm8	Valid	Valid	Shuffle the high words in <i>xmm2/m128</i> based on the encoding in <i>imm8</i> and store the result in <i>xmm1</i> .

## Description

Copies words from the high quadword of the source operand (second operand) and inserts them in the high quadword of the destination operand (first operand) at word locations selected with the order operand (third operand). This operation is similar to the operation used by the PSHUFD instruction, which is illustrated in Figure 4-7. For the PSHUFHW instruction, each 2-bit field in the order operand selects the contents of one word location in the high quadword of the destination operand. The binary encodings of the order operand fields select words (0, 1, 2 or 3, 4) from the high quadword of the source operand to be copied to the destination operand. The low quadword of the source operand is copied to the low quadword of the destination operand.

The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. The order operand is an 8-bit immediate. Note that this instruction permits a word in the high quadword of the source operand to be copied to more than one word location in the high quadword of the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

## Operation

 $\begin{array}{l} \mathsf{DEST}[63:0] \leftarrow \mathsf{SRC}[63:0];\\ \mathsf{DEST}[79:64] \leftarrow (\mathsf{SRC} >> (\mathsf{ORDER}[1:0] * 16))[79:64];\\ \mathsf{DEST}[95:80] \leftarrow (\mathsf{SRC} >> (\mathsf{ORDER}[3:2] * 16))[79:64];\\ \mathsf{DEST}[111:96] \leftarrow (\mathsf{SRC} >> (\mathsf{ORDER}[5:4] * 16))[79:64];\\ \mathsf{DEST}[127:112] \leftarrow (\mathsf{SRC} >> (\mathsf{ORDER}[7:6] * 16))[79:64]; \end{array}$ 

## Intel C/C++ Compiler Intrinsic Equivalent

PSHUFHW \_\_m128i \_mm\_shufflehi\_epi16(\_\_m128i a, int n)

## Flags Affected

None.

## **Numeric Exceptions**

None.

### **Protected Mode Exceptions**

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#UD	If CR0.EM[bit 2] = 1.
	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE2[bit 26] = $0$ .
#NM	If CR0.TS[bit 3] = 1.
#PF(fault-code)	If a page fault occurs.

## **Real-Address Mode Exceptions**

#GP(0)	If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD	If CR0.EM[bit 2] = 1.
	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE2[bit $26$ ] = 0.
#NM	If CR0.TS[bit 3] = 1.

## Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode #PF(fault-code) For a page fault.

## **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
	If memory operand is not aligned on a 16-byte boundary, regardless of segment.

## **INSTRUCTION SET REFERENCE, N-Z**

#UD	If CR0.EM[bit 2] = 1.
	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE2[bit $26$ ] = 0.
#NM	If CR0.TS[bit 3] = 1.
#PF(fault-code)	If a page fault occurs.

# PSHUFLW—Shuffle Packed Low Words

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
F2 0F 70 <i>Ir</i> ib	PSHUFLW xmm1, xmm2/m128, imm8	Valid	Valid	Shuffle the low words in <i>xmm2/m128</i> based on the encoding in <i>imm8</i> and store the result in <i>xmm1</i> .

### Description

Copies words from the low quadword of the source operand (second operand) and inserts them in the low quadword of the destination operand (first operand) at word locations selected with the order operand (third operand). This operation is similar to the operation used by the PSHUFD instruction, which is illustrated in Figure 4-7. For the PSHUFLW instruction, each 2-bit field in the order operand selects the contents of one word location in the low quadword of the destination operand. The binary encodings of the order operand fields select words (0, 1, 2, or 3) from the low quadword of the source operand to be copied to the destination operand. The high quadword of the source operand is copied to the high quadword of the destination operand.

The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. The order operand is an 8-bit immediate. Note that this instruction permits a word in the low quadword of the source operand to be copied to more than one word location in the low quadword of the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

### Operation

## Intel C/C++ Compiler Intrinsic Equivalent

PSHUFLW \_\_m128i \_mm\_shufflelo\_epi16(\_\_m128i a, int n)

## **Flags Affected**

None.

## **Numeric Exceptions**

None.

### **Protected Mode Exceptions**

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#UD	If CR0.EM[bit 2] = 1.
	If $CR4.OSFXSR[bit 9] = 0.$
	If CPUID.01H: EDX.SSE2[bit 26] = $0$ .
#NM	If CR0.TS[bit 3] = 1.
#PF(fault-code)	If a page fault occurs.

## **Real-Address Mode Exceptions**

#GP(0)	If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD	If CRO.EM[bit 2] = 1.
	If $CR4.OSFXSR[bit 9] = 0.$
	If CPUID.01H: EDX.SSE2[bit 26] = 0.
#NM	If CR0.TS[bit 3] = 1.

## Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode #PF(fault-code) For a page fault.

# **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
	If memory operand is not aligned on a 16-byte boundary, regardless of segment.

## INSTRUCTION SET REFERENCE, N-Z

#UD	If CR0.EM[bit 2] = $1$ .
	If CR4.OSFXSR[bit 9] = $0$ .
	If CPUID.01H: EDX.SSE2[bit $26$ ] = 0.
#NM	If CR0.TS[bit 3] = 1.
#PF(fault-code)	If a page fault occurs.

# PSHUFW—Shuffle Packed Words

Opcod	e Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F 70 / ib	r PSHUFW mm1, mm2/m64, imm8	Valid	Valid	Shuffle the words in <i>mm2/m64</i> based on the encoding in <i>imm8</i> and store the result in <i>mm1</i> .

## Description

Copies words from the source operand (second operand) and inserts them in the destination operand (first operand) at word locations selected with the order operand (third operand). This operation is similar to the operation used by the PSHUFD instruction, which is illustrated in Figure 4-7. For the PSHUFW instruction, each 2-bit field in the order operand selects the contents of one word location in the destination operand. The encodings of the order operand fields select words from the source operand to be copied to the destination operand.

The source operand can be an MMX technology register or a 64-bit memory location. The destination operand is an MMX technology register. The order operand is an 8-bit immediate. Note that this instruction permits a word in the source operand to be copied to more than one word location in the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

## Operation

DEST[15:0] " (SRC >> (ORDER[1:0] \* 16))[15:0]; DEST[31:16] " (SRC >> (ORDER[3:2] \* 16))[15:0]; DEST[47:32] " (SRC >> (ORDER[5:4] \* 16))[15:0]; DEST[63:48] " (SRC >> (ORDER[7:6] \* 16))[15:0];

## Intel C/C++ Compiler Intrinsic Equivalent

PSHUFW \_\_\_m64 \_mm\_shuffle\_pi16(\_\_m64 a, int n)

## **Flags Affected**

None.

## **Numeric Exceptions**

None.

## **Protected Mode Exceptions**

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#UD	If CR0.EM[bit 2] = 1.
#NM	If CR0.TS[bit 3] = 1.
#MF	If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

## **Real-Address Mode Exceptions**

#GP(0)	If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD	If CR0.EM[bit 2] = 1.
#NM	If CR0.TS[bit 3] = 1.
#MF	If there is a pending x87 FPU exception.

## Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode				
#PF(fault-code)	For a page fault.			
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made.			

## **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
#UD	If CR0.EM[bit 2] = 1.
#NM	If CR0.TS[bit 3] = 1.
#MF	If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# PSIGNB/PSIGNW/PSIGND — Packed SIGN

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F 38 08 /r	PSIGNB mm1, mm2/m64	Valid	Valid	Negate packed byte integers in mm1 if the corresponding sign in mm2/m64 is less than zero.
66 0F 38 08 /r	PSIGNB xmm1, xmm2/m128	Valid	Valid	Negate packed byte integers in xmm1 if the corresponding sign in xmm2/m128 is less than zero.
0F 38 09 /r	PSIGNW mm1, mm2/m64	Valid	Valid	Negate packed 16-bit integers in mm1 if the corresponding sign in mm2/m64 is less than zero.
66 0F 38 09 /r	PSIGNW xmm1, xmm2/m128	Valid	Valid	Negate packed 16-bit integers in xmm1 if the corresponding sign in xmm2/m128 is less than zero.
0F 38 0A /r	PSIGND mm1, mm2/m64	Valid	Valid	<ul> <li>Negate packed doubleword integers in mm1 if the corresponding sign in mm2/m64 is less than zero.</li> </ul>
66 OF 38 OA /r	PSIGND xmm1, xmm2/m128	Valid	Valid	Negate packed doubleword integers in xmm1 if the corresponding sign in xmm2/m128 is less than zero.

## Description

PSIGNB/PSIGNW/PSIGND negates each data element of the destination operand (the first operand) if the sign of the corresponding data element in the source operand (the second operand) is less than zero. If the sign of a data element in the source operand is positive, the corresponding data element in the destination operand is unchanged. If a data element in the source operand is zero, the corresponding data element in the destination operand is zero.

PSIGNB operates on signed bytes. PSIGNW operates on 16-bit signed words. PSIGND operates on signed 32-bit integers. Both operands can be MMX register or XMM registers. When the source operand is a 128bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.

## Operation

PSIGNB with 64 bit operands: if (SRC[7..0] < 0 ) DEST[7...0] <- Neg(DEST[7...0]) else if(SRC[7..0] == 0 )

```
DEST[7...0] <- 0
   else if(SRC[7..0] > 0 )
        DEST[7...0] <- DEST[7...0]
   Repeat operation for 2nd through 7th bytes
   if (SRC[63..56] < 0)
        DEST[63...56] <- Neg(DEST[63...56])
   else if(SRC[63.. 56] == 0)
        DEST[63...56] <- 0
   else if(SRC[63.. 56] > 0 )
        DEST[63...56] <- DEST[63...56]
PSIGNB with 128 bit operands:
   if (SRC[7..0] < 0)
        DEST[7...0] <- Neg(DEST[7...0])
   else if(SRC[7..0] == 0)
        DEST[7...0] <- 0
   else if(SRC[7..0] > 0)
        DEST[7...0] <- DEST[7...0]
   Repeat operation for 2nd through 15th bytes
   if (SRC[127..120] < 0)
        DEST[127...120] <- Neg(DEST[127...120])
   else if(SRC[127.. 120] == 0)
        DEST[127...120] <- 0
   else if(SRC[127.. 120] > 0)
        DEST[127...120] <- DEST[127...120]
PSIGNW with 64 bit operands:
   if (SRC[15..0] < 0)
        DEST[15...0] <- Neg(DEST[15...0])
   else if(SRC[15..0] == 0)
        DEST[15...0] <- 0
   else if(SRC[15..0] > 0)
        DEST[15...0] <- DEST[15...0]
Repeat operation for 2nd through 3rd words
   if (SRC[63..48] < 0)
        DEST[63...48] <- Neg(DEST[63...48])
   else if(SRC[63..48] == 0)
        DEST[63...48] <- 0
   else if(SRC[63..48] > 0)
        DEST[63...48] <- DEST[63...48]
PSIGNW with 128 bit operands:
   if (SRC[15..0] < 0)
```

```
DEST[15...0] <- Neg(DEST[15...0])
   else if(SRC[15..0] == 0)
        DEST[15...0] <- 0
   else if (SRC[15..0] > 0)
        DEST[15...0] <- DEST[15...0]
   Repeat operation for 2nd through 7th words
   if (SRC[127..112] < 0)
        DEST[127...112] <- Neg(DEST[127...112])
   else if(SRC[127.. 112] == 0)
        DEST[127...112] <- 0
   else if(SRC[127.. 112] > 0)
        DEST[127...112] <- DEST[127...112]
PSIGND with 64 bit operands:
   if (SRC[31..0] < 0)
        DEST[31...0] <- Neg(DEST[31...0])
   else if(SRC[31.0] == 0)
        DEST[31...0] <- 0
   else if (SRC[31..0] > 0)
        DEST[31...0] <- DEST[31...0]
   if (SRC[63..32] < 0)
        DEST[63...32] <- Neg(DEST[63...32])
   else if(SRC[63.. 32] == 0)
        DEST[63...32] <- 0
   else if(SRC[63.. 32] > 0)
        DEST[63...32] <- DEST[63...32]
PSIGND with 128 bit operands:
   if (SRC[31..0] < 0)
        DEST[31...0] <- Neg(DEST[31...0])
   else if(SRC[31..0] == 0)
        DEST[31...0] <- 0
   else if(SRC[31..0] > 0)
        DEST[31...0] <- DEST[31...0]
   Repeat operation for 2nd through 3rd double words
   if (SRC[127..96] < 0)
        DEST[127...96] <- Neg(DEST[127...96])
   else if(SRC[127..96] == 0)
        DEST[127...96] <- 0
   else if(SRC[127.. 96] > 0)
        DEST[127...96] <- DEST[127...96]
```

### Intel C/C++ Compiler Intrinsic Equivalent

- PSIGNB \_\_\_\_m64 \_\_mm\_sign\_pi8 (\_\_\_m64 a, \_\_\_m64 b)
- PSIGNB \_\_m128i \_mm\_sign\_epi8 (\_\_m128i a, \_\_m128i b)
- PSIGNW \_\_\_m64 \_mm\_sign\_pi16 (\_\_\_m64 a, \_\_\_m64 b)
- PSIGNW \_\_m128i \_mm\_sign\_epi16 (\_\_m128i a, \_\_m128i b)
- PSIGND \_\_\_\_\_m64 \_\_mm\_\_sign\_\_pi32 (\_\_\_\_m64 a, \_\_\_\_m64 b)
- PSIGND \_\_m128i \_mm\_sign\_epi32 (\_\_m128i a, \_\_m128i b)

## **Protected Mode Exceptions**

If a memory operand effective address is outside the CS, DS, ES, FS or GS segments.			
(128-bit operations only) If not aligned on 16-byte boundary, regardless of segment.			
If a memory operand effective address is outside the SS segment limit.			
If a page fault occurs.			
If $CRO.EM = 1$ .			
(128-bit operations only) If CR4.OSFXSR(bit 9) = 0.			
If CPUID.SSSE3(ECX bit 9) = 0.			
If TS bit in CR0 is set.			
(64-bit operations only) If there is a pending x87 FPU exception.			
(64-bit operations only) If alignment checking is enabled and unaligned memory reference is made while the current privilege level is 3.			

## **Real Mode Exceptions**

#GP(0)	If any part of the operand lies outside of the effective address space from 0 to 0FFFFH.
	(128-bit operations only) If not aligned on 16-byte boundary, regardless of segment.
#UD	(128-bit operations only) If CR0.EM = 1. If CR4.OSFXSR(bit 9) = 0.
	If CPUID.SSSE3(ECX bit 9) = 0.
#NM	If TS bit in CR0 is set.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

## Virtual 8086 Mode Exceptions

Same exceptions as in Real Address Mode.

#PF(fault-code) If a page fault occurs.

#AC(0) (64-bit operations only) If alignment checking is enabled and unaligned memory reference is made.

# **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
	(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD	If CRO.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: ECX.SSSE3[bit 9] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# PSLLDQ—Shift Double Quadword Left Logical

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
66 OF 73 /7 ib	PSLLDQ xmm1, imm8	Valid	Valid	Shift <i>xmm1</i> left by <i>imm8</i> bytes while shifting in Os.

### Description

Shifts the destination operand (first operand) to the left by the number of bytes specified in the count operand (second operand). The empty low-order bytes are cleared (set to all 0s). If the value specified by the count operand is greater than 15, the destination operand is set to all 0s. The destination operand is an XMM register. The count operand is an 8-bit immediate.

### Operation

TEMP  $\leftarrow$  COUNT; IF (TEMP > 15) THEN TEMP  $\leftarrow$  16; FI; DEST  $\leftarrow$  DEST << (TEMP \* 8);

### Intel C/C++ Compiler Intrinsic Equivalent

PSLLDQ \_\_m128i \_mm\_slli\_si128 ( \_\_m128i a, int imm)

## **Flags Affected**

None.

### **Numeric Exceptions**

None.

### Protected Mode Exceptions

#UD	If CR0.EM[bit 2] = 1.			
	If CR4.OSFXSR[bit 9] = 0.			
	If CPUID.01H: EDX.SSE2[bit $26$ ] = 0.			
#NM	If CR0.TS[bit 3] = 1.			

### **Real-Address Mode Exceptions**

Same exceptions as in Protected Mode.

## Virtual-8086 Mode Exceptions

Same exceptions as in Protected Mode.

## **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

## 64-Bit Mode Exceptions

Same exceptions as in Protected Mode.

# PSLLW/PSLLD/PSLLQ—Shift Packed Data Left Logical

Opcode	Instruction	64- Bit Mode	Compat/ Leg Mode	Description
0F F1 /r	PSLLW <i>mm,</i> mm/m64	Valid	Valid	Shift words in <i>mm</i> left <i>mm/m64</i> while shifting in Os.
66 0F F1 / <i>r</i>	PSLLW xmm1, xmm2/m128	Valid	Valid	Shift words in <i>xmm1</i> left by <i>xmm2/m128</i> while shifting in Os.
0F 71 /6 ib	PSLLW xmm1, imm8	Valid	Valid	Shift words in <i>mm</i> left by <i>imm8</i> while shifting in Os.
66 0F 71 /6 ib	PSLLW xmm1, imm8	Valid	Valid	Shift words in <i>xmm1</i> left by <i>imm8</i> while shifting in Os.
0F F2 / <i>r</i>	PSLLD mm, mm/m64	Valid	Valid	Shift doublewords in <i>mm</i> left by <i>mm/m64</i> while shifting in Os.
66 0F F2 <i>Ir</i>	PSLLD xmm1, xmm2/m128	Valid	Valid	Shift doublewords in <i>xmm1</i> left by <i>xmm2/m128</i> while shifting in Os.
0F 72 /6 ib	PSLLD mm, imm8	Valid	Valid	Shift doublewords in <i>mm</i> left by <i>imm8</i> while shifting in Os.
66 OF 72 /6 ib	PSLLD xmm1, imm8	Valid	Valid	Shift doublewords in <i>xmm1</i> left by <i>imm8</i> while shifting in Os.
0F F3 /r	PSLLQ mm, mm/m64	Valid	Valid	Shift quadword in <i>mm</i> left by <i>mm/m64</i> while shifting in 0s.
66 0F F3 / <i>r</i>	PSLLQ xmm1, xmm2/m128	Valid	Valid	Shift quadwords in <i>xmm1</i> left by <i>xmm2/m128</i> while shifting in Os.
0F 73 /6 ib	PSLLQ mm, imm8	Valid	Valid	Shift quadword in <i>mm</i> left by <i>imm8</i> while shifting in Os.
66 0F 73 /6 ib	PSLLQ xmm1, imm8	Valid	Valid	Shift quadwords in <i>xmm1</i> left by <i>imm8</i> while shifting in Os.

## Description

Shifts the bits in the individual data elements (words, doublewords, or quadword) in the destination operand (first operand) to the left by the number of bits specified in the count operand (second operand). As the bits in the data elements are shifted left, the empty low-order bits are cleared (set to 0). If the value specified by the count operand is greater than 15 (for words), 31 (for doublewords), or 63 (for a quadword), then the destination operand is set to all 0s. Figure 4-8 gives an example of shifting words in a 64-bit operand.

The destination operand may be an MMX technology register or an XMM register; the count operand can be either an MMX technology register or an 64-bit memory location, an XMM register or a 128-bit memory location, or an 8-bit immediate. Note that only the first 64-bits of a 128-bit count operand are checked to compute the count.




Figure 4-8. PSLLW, PSLLD, and PSLLQ Instruction Operation Using 64-bit Operand

The PSLLW instruction shifts each of the words in the destination operand to the left by the number of bits specified in the count operand; the PSLLD instruction shifts each of the doublewords in the destination operand; and the PSLLQ instruction shifts the quadword (or quadwords) in the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

## Operation

```
PSLLW instruction with 64-bit operand:
   IF (COUNT > 15)
   THEN
        DEST[64:0] \leftarrow 000000000000000H;
   FLSE
        DEST[15:0] \leftarrow ZeroExtend(DEST[15:0] << COUNT);
        (* Repeat shift operation for 2nd and 3rd words *)
        DEST[63:48] \leftarrow ZeroExtend(DEST[63:48] << COUNT);
   FI;
PSLLD instruction with 64-bit operand:
   IF (COUNT > 31)
   THEN
        DEST[64:0] \leftarrow 000000000000000H;
   ELSE
        DEST[31:0] \leftarrow ZeroExtend(DEST[31:0] << COUNT);
        DEST[63:32] \leftarrow ZeroExtend(DEST[63:32] << COUNT);
   FI:
PSLLQ instruction with 64-bit operand:
   IF (COUNT > 63)
```

THEN DEST[64:0]  $\leftarrow$  0000000000000000H; ELSE DEST ← ZeroExtend(DEST << COUNT); FI: PSLLW instruction with 128-bit operand: COUNT  $\leftarrow$  COUNT\_SOURCE[63:0]; IF (COUNT > 15) THEN ELSE DEST[15:0]  $\leftarrow$  ZeroExtend(DEST[15:0] << COUNT); (\* Repeat shift operation for 2nd through 7th words \*) DEST[127:112]  $\leftarrow$  ZeroExtend(DEST[127:112] << COUNT); FI; PSLLD instruction with 128-bit operand: COUNT  $\leftarrow$  COUNT\_SOURCE[63:0]; IF (COUNT > 31) THEN ELSE DEST[31:0]  $\leftarrow$  ZeroExtend(DEST[31:0] << COUNT); (\* Repeat shift operation for 2nd and 3rd doublewords \*) DEST[127:96]  $\leftarrow$  ZeroExtend(DEST[127:96] << COUNT); FI: PSLLQ instruction with 128-bit operand: COUNT  $\leftarrow$  COUNT SOURCE[63:0]; IF (COUNT > 63) THEN ELSE DEST[63:0]  $\leftarrow$  ZeroExtend(DEST[63:0] << COUNT); DEST[127:64]  $\leftarrow$  ZeroExtend(DEST[127:64] << COUNT); FI:

## Intel C/C++ Compiler Intrinsic Equivalents

PSLLW	m64 _mm_slli_pi16 (m64 m, int count)
PSLLW	m64 _mm_sll_pi16(m64 m,m64 count)
PSLLW	m128i _mm_slli_pi16(m64 m, int count)
PSLLW	m128i _mm_slli_pi16(m128i m,m128i count)

- PSLLD \_\_m64 \_mm\_slli\_pi32(\_\_m64 m, int count)
- PSLLD \_\_\_\_m64 \_\_mm\_sll\_pi32(\_\_\_m64 m, \_\_\_m64 count)
- PSLLD \_\_m128i \_mm\_slli\_epi32(\_\_m128i m, int count)
- PSLLD \_\_m128i \_mm\_sll\_epi32(\_\_m128i m, \_\_m128i count)
- PSLLQ \_\_\_m64 \_mm\_slli\_si64(\_\_m64 m, int count)
- PSLLQ \_\_m64 \_mm\_sll\_si64(\_\_m64 m, \_\_m64 count)
- PSLLQ \_\_m128i \_mm\_slli\_si64(\_\_m128i m, int count)
- PSLLQ \_\_m128i \_mm\_sll\_si64(\_\_m128i m, \_\_m128i count)

## Flags Affected

None.

### **Numeric Exceptions**

None.

### **Protected Mode Exceptions**

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

### **Real-Address Mode Exceptions**

#GP(0)

(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment. If any part of the operand lies outside of the effective address space from 0 to FFFFH.

## **INSTRUCTION SET REFERENCE, N-Z**

#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

## Virtual-8086 Mode Exceptions

Same exceptions as	s in Real Address Mode
#PF(fault-code)	For a page fault.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

## **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
	(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# PSRAW/PSRAD—Shift Packed Data Right Arithmetic

		64-Bit	Compat/	
Opcode	Instruction	Mode	Leg Mode	Description
0F E1 <i>\r</i>	PSRAW mm, mm/m64	Valid	Valid	Shift words in <i>mm</i> right by <i>mm/m64</i> while shifting in sign bits.
66 0F E1 / <i>r</i>	PSRAW xmm1, xmm2/m128	Valid	Valid	Shift words in <i>xmm1</i> right by <i>xmm2/m128</i> while shifting in sign bits.
0F 71 /4 ib	PSRAW mm, imm8	Valid	Valid	Shift words in <i>mm</i> right by <i>imm8</i> while shifting in sign bits
66 0F 71 /4 ib	PSRAW <i>xmm1,</i> imm8	Valid	Valid	Shift words in <i>xmm1</i> right by imm8 while shifting in sign bits
0F E2 / <i>r</i>	PSRAD mm, mm/m64	Valid	Valid	Shift doublewords in <i>mm</i> right by <i>mm/m64</i> while shifting in sign bits.
66 0F E2 /r	PSRAD xmm1, xmm2/m128	Valid	Valid	Shift doubleword in <i>xmm1</i> right by <i>xmm2 /m128</i> while shifting in sign bits.
0F 72 /4 ib	PSRAD mm, imm8	Valid	Valid	Shift doublewords in <i>mm</i> right by <i>imm8</i> while shifting in sign bits.
66 OF 72 /4 ib	PSRAD <i>xmm1,</i> imm8	Valid	Valid	Shift doublewords in <i>xmm1</i> right by <i>imm8</i> while shifting in sign bits.

## Description

Shifts the bits in the individual data elements (words or doublewords) in the destination operand (first operand) to the right by the number of bits specified in the count operand (second operand). As the bits in the data elements are shifted right, the empty high-order bits are filled with the initial value of the sign bit of the data element. If the value specified by the count operand is greater than 15 (for words) or 31 (for doublewords), each destination data element is filled with the initial value of the sign bit of the element. (Figure 4-9 gives an example of shifting words in a 64-bit operand.)




Figure 4-9. PSRAW and PSRAD Instruction Operation Using a 64-bit Operand

The destination operand may be an MMX technology register or an XMM register; the count operand can be either an MMX technology register or an 64-bit memory location, an XMM register or a 128-bit memory location, or an 8-bit immediate. Note that only the first 64-bits of a 128-bit count operand are checked to compute the count.

The PSRAW instruction shifts each of the words in the destination operand to the right by the number of bits specified in the count operand, and the PSRAD instruction shifts each of the doublewords in the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

## Operation

```
\begin{array}{l} \mathsf{PSRAW} \text{ instruction with 64-bit operand:} \\ \mathsf{IF} (\mathsf{COUNT} > 15) \\ & \mathsf{THEN} \ \mathsf{COUNT} \leftarrow 16; \\ \mathsf{Fl}; \\ \mathsf{DEST}[15:0] \leftarrow \mathsf{SignExtend}(\mathsf{DEST}[15:0] >> \mathsf{COUNT}); \\ (* \ \mathsf{Repeat} \ \mathsf{shift} \ \mathsf{operation} \ \mathsf{for} \ 2\mathsf{nd} \ \mathsf{and} \ 3\mathsf{rd} \ \mathsf{words} \ *) \\ \mathsf{DEST}[63:48] \leftarrow \mathsf{SignExtend}(\mathsf{DEST}[63:48] >> \mathsf{COUNT}); \\ \mathsf{PSRAD} \ \mathsf{instruction} \ \mathsf{with} \ \mathsf{64-bit} \ \mathsf{operand:} \\ \mathsf{IF} \ (\mathsf{COUNT} > 31) \\ & \mathsf{THEN} \ \mathsf{COUNT} \leftarrow 32; \\ \mathsf{Fl}; \\ \mathsf{DEST}[31:0] \leftarrow \mathsf{SignExtend}(\mathsf{DEST}[31:0] >> \mathsf{COUNT}); \\ \mathsf{DEST}[63:32] \leftarrow \mathsf{SignExtend}(\mathsf{DEST}[63:32] >> \mathsf{COUNT}); \\ \end{array}
```

PSRAW instruction with 128-bit operand: COUNT ← COUNT\_SOURCE[63:0];

```
IF (COUNT > 15)

THEN COUNT \leftarrow 16;

FI;

DEST[15:0] \leftarrow SignExtend(DEST[15:0] >> COUNT);

(* Repeat shift operation for 2nd through 7th words *)

DEST[127:112] \leftarrow SignExtend(DEST[127:112] >> COUNT);

PSRAD instruction with 128-bit operand:

COUNT \leftarrow COUNT_SOURCE[63:0];

IF (COUNT > 31)

THEN COUNT \leftarrow 32;

FI;

DEST[31:0] \leftarrow SignExtend(DEST[31:0] >> COUNT);
```

```
(* Repeat shift operation for 2nd and 3rd doublewords *)
DEST[127:96] ← SignExtend(DEST[127:96] >>COUNT);
```

## Intel C/C++ Compiler Intrinsic Equivalents

PSRAW	m64 _mm_srai_pi16 (m64 m, int count)
PSRAW	m64 _mm_sraw_pi16 (m64 m,m64 count)
PSRAD	m64 _mm_srai_pi32 (m64 m, int count)
PSRAD	m64 _mm_sra_pi32 (m64 m,m64 count)
PSRAW	m128i _mm_srai_epi16(m128i m, int count)
PSRAW	m128i _mm_sra_epi16(m128i m,m128i count))
PSRAD	m128i _mm_srai_epi32 (m128i m, int count)
PSRAD	m128i _mm_sra_epi32 (m128i m,m128i count)

## **Flags Affected**

None.

### **Numeric Exceptions**

None.

### **Protected Mode Exceptions**

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.

### **INSTRUCTION SET REFERENCE, N-Z**

#SS(0)	If a memory operand effective address is outside the SS segment limit.
#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

## **Real-Address Mode Exceptions**

#GP(0)	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H: EDX.SSE2[bit 26] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

## Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code)	For a page fault.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

## **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
	(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.

#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

## PSRLDQ—Shift Double Quadword Right Logical

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
66 0F 73 /3 ib	PSRLDQ xmm1, imm8	Valid	Valid	Shift <i>xmm1</i> right by <i>imm8</i> while shifting in 0s.

#### Description

Shifts the destination operand (first operand) to the right by the number of bytes specified in the count operand (second operand). The empty high-order bytes are cleared (set to all 0s). If the value specified by the count operand is greater than 15, the destination operand is set to all 0s. The destination operand is an XMM register. The count operand is an 8-bit immediate.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

#### Operation

TEMP  $\leftarrow$  COUNT; IF (TEMP > 15) THEN TEMP  $\leftarrow$  16; FI; DEST  $\leftarrow$  DEST >> (temp \* 8);

#### Intel C/C++ Compiler Intrinsic Equivalents

PSRLDQ \_\_m128i \_mm\_srli\_si128 ( \_\_m128i a, int imm)

#### **Flags Affected**

None.

#### **Numeric Exceptions**

None.

#### **Protected Mode Exceptions**

#UD	If CR0.EM[bit 2] = 1.
	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE2[bit $26$ ] = 0.
#NM	If CR0.TS[bit 3] = 1.

#### **Real-Address Mode Exceptions**

Same exceptions as in Protected Mode.

### Virtual-8086 Mode Exceptions

Same exceptions as in Protected Mode.

## **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#### **64-Bit Mode Exceptions**

Same exceptions as in Protected Mode.

## **Numeric Exceptions**

None.

# PSRLW/PSRLD/PSRLQ—Shift Packed Data Right Logical

			Compat/	
		64-Bit	Leg	
Opcode	Instruction	Mode	Mode	Description
0F D1 / <i>r</i>	PSRLW mm, mm/m64	Valid	Valid	Shift words in <i>mm</i> right by amount specified in <i>mm/m64</i> while shifting in Os.
66 0F D1 /r	PSRLW xmm1, xmm2/m128	Valid	Valid	Shift words in <i>xmm1</i> right by amount specified in <i>xmm2/m128</i> while shifting in Os.
0F 71 /2 ib	PSRLW mm, imm8	Valid	Valid	Shift words in <i>mm</i> right by <i>imm8</i> while shifting in Os.
66 0F 71 /2 ib	PSRLW xmm1, imm8	Valid	Valid	Shift words in <i>xmm1</i> right by <i>imm8</i> while shifting in Os.
0F D2 / <i>r</i>	PSRLD mm, mm/m64	Valid	Valid	Shift doublewords in <i>mm</i> right by amount specified in <i>mm/m64</i> while shifting in 0s.
66 OF D2 /r	PSRLD xmm1, xmm2/m128	Valid	Valid	Shift doublewords in <i>xmm1</i> right by amount specified in <i>xmm2 /m128</i> while shifting in Os.
0F 72 /2 ib	PSRLD mm, imm8	Valid	Valid	Shift doublewords in <i>mm</i> right by <i>imm8</i> while shifting in Os.
66 0F 72 /2 ib	PSRLD <i>xmm1</i> , imm8	Valid	Valid	Shift doublewords in <i>xmm1</i> right by <i>imm8</i> while shifting in Os.
0F D3 / <i>r</i>	PSRLQ <i>mm,</i> mm/m64	Valid	Valid	Shift <i>mm</i> right by amount specified in <i>mm/m64</i> while shifting in 0s.
66 OF D3 /r	PSRLQ xmm1, xmm2/m128	Valid	Valid	Shift quadwords in <i>xmm1</i> right by amount specified in <i>xmm2/m128</i> while shifting in Os.
0F 73 /2 ib	PSRLQ mm, imm8	Valid	Valid	Shift <i>mm</i> right by <i>imm8</i> while shifting in 0s.
66 0F 73 /2 ib	PSRLQ xmm1, imm8	Valid	Valid	Shift quadwords in <i>xmm1</i> right by <i>imm8</i> while shifting in Os.

## Description

Shifts the bits in the individual data elements (words, doublewords, or quadword) in the destination operand (first operand) to the right by the number of bits specified in the count operand (second operand). As the bits in the data elements are shifted right, the empty high-order bits are cleared (set to 0). If the value specified by the count operand is greater than 15 (for words), 31 (for doublewords), or 63 (for a quadword), then the destination operand is set to all 0s. Figure 4-10 gives an example of shifting words in a 64-bit operand.

The destination operand may be an MMX technology register or an XMM register; the count operand can be either an MMX technology register or an 64-bit memory location, an XMM register or a 128-bit memory location, or an 8-bit immediate. Note that only the first 64-bits of a 128-bit count operand are checked to compute the count.




Figure 4-10. PSRLW, PSRLD, and PSRLQ Instruction Operation Using 64-bit Operand

The PSRLW instruction shifts each of the words in the destination operand to the right by the number of bits specified in the count operand; the PSRLD instruction shifts each of the doublewords in the destination operand; and the PSRLQ instruction shifts the quadword (or quadwords) in the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

## Operation

```
PSRLW instruction with 64-bit operand:
   IF (COUNT > 15)
   THEN
        DEST[64:0] ← 0000000000000000H
   ELSE
        DEST[15:0] \leftarrow ZeroExtend(DEST[15:0] >> COUNT);
        (* Repeat shift operation for 2nd and 3rd words *)
        DEST[63:48] \leftarrow ZeroExtend(DEST[63:48] >> COUNT);
   FI:
PSRLD instruction with 64-bit operand:
   IF (COUNT > 31)
   THEN
        DEST[64:0] ← 0000000000000000
   FLSE
        DEST[31:0] \leftarrow ZeroExtend(DEST[31:0] >> COUNT);
        DEST[63:32] \leftarrow ZeroExtend(DEST[63:32] >> COUNT);
   FI:
PSRLO instruction with 64-bit operand:
   IF (COUNT > 63)
```

THEN DEST[64:0] ← 0000000000000000 ELSE DEST ← ZeroExtend(DEST >> COUNT); FI: PSRLW instruction with 128-bit operand: COUNT  $\leftarrow$  COUNT SOURCE[63:0]; IF (COUNT > 15) THEN ELSE DEST[15:0]  $\leftarrow$  ZeroExtend(DEST[15:0] >> COUNT); (\* Repeat shift operation for 2nd through 7th words \*) DEST[127:112]  $\leftarrow$  ZeroExtend(DEST[127:112] >> COUNT); FI; PSRLD instruction with 128-bit operand: COUNT  $\leftarrow$  COUNT\_SOURCE[63:0]; IF (COUNT > 31) THEN ELSE DEST[31:0]  $\leftarrow$  ZeroExtend(DEST[31:0] >> COUNT); (\* Repeat shift operation for 2nd and 3rd doublewords \*) DEST[127:96]  $\leftarrow$  ZeroExtend(DEST[127:96] >> COUNT); FI: PSRLQ instruction with 128-bit operand: COUNT  $\leftarrow$  COUNT SOURCE[63:0]; IF (COUNT > 15) THEN ELSE DEST[63:0]  $\leftarrow$  ZeroExtend(DEST[63:0] >> COUNT); DEST[127:64]  $\leftarrow$  ZeroExtend(DEST[127:64] >> COUNT); FI:

### Intel C/C++ Compiler Intrinsic Equivalents

PSRLW	m64 _mm_srli_pi16(m64 m, int count)
PSRLW	m64 _mm_srl_pi16 (m64 m,m64 count)
PSRLW	m128i _mm_srli_epi16 (m128i m, int count)
PSRLW	m128i _mm_srl_epi16 (m128i m,m128i count)

- PSRLD \_\_m64 \_mm\_srli\_pi32 (\_\_m64 m, int count)
- PSRLD \_\_\_\_\_m64 \_\_mm\_srl\_pi32 (\_\_\_\_m64 m, \_\_\_\_m64 count)
- PSRLD \_\_m128i \_mm\_srli\_epi32 (\_\_m128i m, int count)
- PSRLD \_\_m128i \_mm\_srl\_epi32 (\_\_m128i m, \_\_m128i count)
- PSRLQ \_\_m64 \_mm\_srli\_si64 (\_\_m64 m, int count)
- PSRLQ \_\_m64 \_mm\_srl\_si64 (\_\_m64 m, \_\_m64 count)
- PSRLQ \_\_m128i \_mm\_srli\_epi64 (\_\_m128i m, int count)
- PSRLQ \_\_m128i \_mm\_srl\_epi64 (\_\_m128i m, \_\_m128i count)

## **Flags Affected**

None.

#### **Numeric Exceptions**

None.

#### **Protected Mode Exceptions**

If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
If a memory operand effective address is outside the SS segment limit.
If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
If CR0.TS[bit 3] = 1.
(64-bit operations only) If there is a pending x87 FPU exception.
If a page fault occurs.
(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

#### **Real-Address Mode Exceptions**

#GP(0)

(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment. If any part of the operand lies outside of the effective address space from 0 to FFFFH.

#### **INSTRUCTION SET REFERENCE, N-Z**

#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

## Virtual-8086 Mode Exceptions

Same exceptions as	s in Real Address Mode
#PF(fault-code)	For a page fault.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

#### **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#SS(0) If a memory address referencing the SS segment is in a noncanonical form.

#GP(0)	If the memory address is in a non-canonical form.
	(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F F8 / <i>r</i>	PSUBB mm, mm/m64	Valid	Valid	Subtract packed byte integers in <i>mm/m64</i> from packed byte integers in <i>mm</i> .
66 OF F8 / <i>r</i>	PSUBB xmm1, xmm2/m128	Valid	Valid	Subtract packed byte integers in <i>xmm2/m128</i> from packed byte integers in <i>xmm1</i> .
0F F9 / <i>r</i>	PSUBW mm, mm/m64	Valid	Valid	Subtract packed word integers in <i>mm/m64</i> from packed word integers in <i>mm.</i>
66 0F F9 / <i>r</i>	PSUBW xmm1, xmm2/m128	Valid	Valid	Subtract packed word integers in <i>xmm2/m128</i> from packed word integers in <i>xmm1</i> .
OF FA /r	PSUBD mm, mm/m64	Valid	Valid	Subtract packed doubleword integers in <i>mm/m64</i> from packed doubleword integers in <i>mm</i> .
66 OF FA / <i>r</i>	PSUBD xmm1, xmm2/m128	Valid	Valid	Subtract packed doubleword integers in <i>xmm2/mem128</i> from packed doubleword integers in <i>xmm1</i> .

## PSUBB/PSUBW/PSUBD—Subtract Packed Integers

#### Description

Performs a SIMD subtract of the packed integers of the source operand (second operand) from the packed integers of the destination operand (first operand), and stores the packed integer results in the destination operand. See Figure 9-4 in the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1,* for an illustration of a SIMD operation. Overflow is handled with wraparound, as described in the following paragraphs.

These instructions can operate on either 64-bit or 128-bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. When operating on 128-bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.

The PSUBB instruction subtracts packed byte integers. When an individual result is too large or too small to be represented in a byte, the result is wrapped around and the low 8 bits are written to the destination element.

The PSUBW instruction subtracts packed word integers. When an individual result is too large or too small to be represented in a word, the result is wrapped around and the low 16 bits are written to the destination element.

The PSUBD instruction subtracts packed doubleword integers. When an individual result is too large or too small to be represented in a doubleword, the result is wrapped around and the low 32 bits are written to the destination element.

Note that the PSUBB, PSUBW, and PSUBD instructions can operate on either unsigned or signed (two's complement notation) packed integers; however, it does not set bits in the EFLAGS register to indicate overflow and/or a carry. To prevent undetected overflow conditions, software must control the ranges of values upon which it operates.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

#### Operation

PSUBB instruction with 64-bit operands: DEST[7:0] ← DEST[7:0] – SRC[7:0]; (\* Repeat subtract operation for 2nd through 7th byte \*) DEST[63:56] ← DEST[63:56] – SRC[63:56];

 $\begin{array}{l} \mathsf{PSUBB instruction with 128-bit operands:} \\ \mathsf{DEST[7:0]} \leftarrow \mathsf{DEST[7:0]} - \mathsf{SRC[7:0];} \\ (* \text{ Repeat subtract operation for 2nd through 14th byte *)} \\ \mathsf{DEST[127:120]} \leftarrow \mathsf{DEST[111:120]} - \mathsf{SRC[127:120];} \end{array}$ 

PSUBW instruction with 64-bit operands: DEST[15:0] ← DEST[15:0] – SRC[15:0]; (\* Repeat subtract operation for 2nd and 3rd word \*) DEST[63:48] ← DEST[63:48] – SRC[63:48];

 $\begin{array}{l} \mathsf{PSUBD instruction with 64-bit operands:} \\ \mathsf{DEST[31:0]} \leftarrow \mathsf{DEST[31:0]} - \mathsf{SRC[31:0];} \\ \mathsf{DEST[63:32]} \leftarrow \mathsf{DEST[63:32]} - \mathsf{SRC[63:32];} \end{array}$ 

PSUBD instruction with 128-bit operands: DEST[31:0] ← DEST[31:0] – SRC[31:0]; (\* Repeat subtract operation for 2nd and 3rd doubleword \*) DEST[127:96] ← DEST[127:96] – SRC[127:96];

#### Intel C/C++ Compiler Intrinsic Equivalents

- PSUBB \_\_\_m64 \_mm\_sub\_pi8(\_\_m64 m1, \_\_m64 m2)
- PSUBW \_\_\_m64 \_mm\_sub\_pi16(\_\_m64 m1, \_\_m64 m2)
- PSUBD \_\_\_m64 \_mm\_sub\_pi32(\_\_m64 m1, \_\_m64 m2)
- PSUBB \_\_m128i \_mm\_sub\_epi8 ( \_\_m128i a, \_\_m128i b)
- PSUBW \_\_m128i \_mm\_sub\_epi16 ( \_\_m128i a, \_\_m128i b)
- PSUBD \_\_m128i \_mm\_sub\_epi32 ( \_\_m128i a, \_\_m128i b)

## Flags Affected

None.

## **Numeric Exceptions**

None.

#### **Protected Mode Exceptions**

If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
If a memory operand effective address is outside the SS segment limit.
If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
If CR0.TS[bit 3] = 1.
(64-bit operations only) If there is a pending x87 FPU exception.
If a page fault occurs.
(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

## **Real-Address Mode Exceptions**

#GP(0)	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD	If CRO.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.

#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

## Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode		
#PF(fault-code)	For a page fault.	
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.	

## **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

If a memory address referencing the SS segment is in a non- canonical form.
If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H: EDX.SSE2[bit 26] = 0.
If CR0.TS[bit 3] = 1.
(64-bit operations only) If there is a pending x87 FPU exception.
If a page fault occurs.
(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
OF FB /r	PSUBQ mm1, mm2/m64	Valid	Valid	Subtract quadword integer in <i>mm1</i> from <i>mm2</i> /m64.
66 OF FB /r	PSUBQ xmm1, xmm2/m128	Valid	Valid	Subtract packed quadword integers in <i>xmm1</i> from <i>xmm2 /m128</i> .

## PSUBQ—Subtract Packed Quadword Integers

#### Description

Subtracts the second operand (source operand) from the first operand (destination operand) and stores the result in the destination operand. The source operand can be a quadword integer stored in an MMX technology register or a 64-bit memory location, or it can be two packed quadword integers stored in an XMM register or an 128-bit memory location. The destination operand can be a quadword integer stored in an MMX technology register or an quadword integer stored in an MMX technology register or an a quadword integer stored in an MMX technology register or two packed quadword integers stored in an XMM register. When packed quadword operands are used, a SIMD subtract is performed. When a quadword result is too large to be represented in 64 bits (overflow), the result is wrapped around and the low 64 bits are written to the destination element (that is, the carry is ignored).

Note that the PSUBQ instruction can operate on either unsigned or signed (two's complement notation) integers; however, it does not set bits in the EFLAGS register to indicate overflow and/or a carry. To prevent undetected overflow conditions, software must control the ranges of the values upon which it operates.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

#### Operation

PSUBQ instruction with 64-Bit operands: DEST[63:0] ← DEST[63:0] – SRC[63:0];

PSUBQ instruction with 128-Bit operands: DEST[63:0] ← DEST[63:0] – SRC[63:0]; DEST[127:64] ← DEST[127:64] – SRC[127:64];

#### Intel C/C++ Compiler Intrinsic Equivalents

PSUBQ \_\_m64 \_mm\_sub\_si64(\_\_m64 m1, \_\_m64 m2) PSUBQ \_\_m128i \_mm\_sub\_epi64(\_\_m128i m1, \_\_m128i m2)

## **Flags Affected**

None.

## **Numeric Exceptions**

None.

## **Protected Mode Exceptions**

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE2[bit $26$ ] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

## **Real-Address Mode Exceptions**

#GP(0)	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: $EDX.SSE2[bit 26] = 0.$
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

## Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode		
#PF(fault-code)	For a page fault.	
#AC(0)	(64-bit operations only) If alignment checking is enabled and an	
	unaligned memory reference is made.	

## **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
	(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD	If CRO.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE2[bit 26] $= 0.$
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# PSUBSB/PSUBSW—Subtract Packed Signed Integers with Signed Saturation

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F E8 / <i>r</i>	PSUBSB mm, mm/m64	Valid	Valid	Subtract signed packed bytes in <i>mm/m64</i> from signed packed bytes in <i>mm</i> and saturate results.
66 OF E8 /r	PSUBSB xmm1, xmm2/m128	Valid	Valid	Subtract packed signed byte integers in <i>xmm2/m128</i> from packed signed byte integers in <i>xmm1</i> and saturate results.
0F E9 / <i>r</i>	PSUBSW mm, mm/m64	Valid	Valid	Subtract signed packed words in <i>mm/m64</i> from signed packed words in <i>mm</i> and saturate results.
66 OF E9 /r	PSUBSW xmm1, xmm2/m128	Valid	Valid	Subtract packed signed word integers in <i>xmm2/m128</i> from packed signed word integers in <i>xmm1</i> and saturate results.

#### Description

Performs a SIMD subtract of the packed signed integers of the source operand (second operand) from the packed signed integers of the destination operand (first operand), and stores the packed integer results in the destination operand. See Figure 9-4 in the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1*, for an illustration of a SIMD operation. Overflow is handled with signed saturation, as described in the following paragraphs.

These instructions can operate on either 64-bit or 128-bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. When operating on 128-bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.

The PSUBSB instruction subtracts packed signed byte integers. When an individual byte result is beyond the range of a signed byte integer (that is, greater than 7FH or less than 80H), the saturated value of 7FH or 80H, respectively, is written to the destination operand.

The PSUBSW instruction subtracts packed signed word integers. When an individual word result is beyond the range of a signed word integer (that is, greater than 7FFFH or less than 8000H), the saturated value of 7FFFH or 8000H, respectively, is written to the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

#### Operation

PSUBSB instruction with 64-bit operands: DEST[7:0] ← SaturateToSignedByte (DEST[7:0] – SRC (7:0]); (\* Repeat subtract operation for 2nd through 7th bytes \*) DEST[63:56] ← SaturateToSignedByte (DEST[63:56] – SRC[63:56] );

PSUBSB instruction with 128-bit operands:

DEST[7:0] ← SaturateToSignedByte (DEST[7:0] – SRC[7:0]); (\* Repeat subtract operation for 2nd through 14th bytes \*) DEST[127:120] ← SaturateToSignedByte (DEST[111:120] – SRC[127:120]);

#### PSUBSW instruction with 64-bit operands

DEST[15:0]  $\leftarrow$  SaturateToSignedWord (DEST[15:0] – SRC[15:0] ); (\* Repeat subtract operation for 2nd and 7th words \*) DEST[63:48]  $\leftarrow$  SaturateToSignedWord (DEST[63:48] – SRC[63:48] );

#### PSUBSW instruction with 128-bit operands

#### Intel C/C++ Compiler Intrinsic Equivalents

PSUBSB \_\_\_m64 \_mm\_subs\_pi8(\_\_m64 m1, \_\_m64 m2)

PSUBSB \_\_m128i \_mm\_subs\_epi8(\_\_m128i m1, \_\_m128i m2)

PSUBSW \_\_m64 \_mm\_subs\_pi16(\_\_m64 m1, \_\_m64 m2)

PSUBSW \_\_m128i \_mm\_subs\_epi16(\_\_m128i m1, \_\_m128i m2)

#### **Flags Affected**

None.

#### **Numeric Exceptions**

None.

#### Protected Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.

#### **INSTRUCTION SET REFERENCE, N-Z**

#SS(0)	If a memory operand effective address is outside the SS segment limit.
#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

## **Real-Address Mode Exceptions**

#GP(0)	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H: EDX.SSE2[bit 26] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

## Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code)	For a page fault.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.
	5

## **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#GP(0)	If the memory address is in a non-canonical form.		
	(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.		
#SS(0)	If a memory operand effective address is outside the SS segment limit.		

#UD	If CR0.EM[bit 2] = 1.			
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.			
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.			
#NM	If CR0.TS[bit 3] = 1.			
#MF	(64-bit operations only) If there is a pending x87 FPU exception.			
#PF(fault-code)	If a page fault occurs.			
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.			

# PSUBUSB/PSUBUSW—Subtract Packed Unsigned Integers with Unsigned Saturation

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F D8 / <i>r</i>	PSUBUSB mm, mm/m64	Valid	Valid	Subtract unsigned packed bytes in <i>mm/m64</i> from unsigned packed bytes in <i>mm</i> and saturate result.
66 0F D8 /r	PSUBUSB xmm1, xmm2/m128	Valid	Valid	Subtract packed unsigned byte integers in <i>xmm2/m128</i> from packed unsigned byte integers in xmm1 and saturate result.
0F D9 / <i>r</i>	PSUBUSW mm, mm/m64	Valid	Valid	Subtract unsigned packed words in <i>mm/m64</i> from unsigned packed words in <i>mm</i> and saturate result.
66 0F D9 /r	PSUBUSW xmm1, xmm2/m128	Valid	Valid	Subtract packed unsigned word integers in <i>xmm2/m128</i> from packed unsigned word integers in xmm1 and saturate result.

#### Description

Performs a SIMD subtract of the packed unsigned integers of the source operand (second operand) from the packed unsigned integers of the destination operand (first operand), and stores the packed unsigned integer results in the destination operand. See Figure 9-4 in the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1,* for an illustration of a SIMD operation. Overflow is handled with unsigned saturation, as described in the following paragraphs.

These instructions can operate on either 64-bit or 128-bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. When operating on 128-bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.

The PSUBUSB instruction subtracts packed unsigned byte integers. When an individual byte result is less than zero, the saturated value of 00H is written to the destination operand.

The PSUBUSW instruction subtracts packed unsigned word integers. When an individual word result is less than zero, the saturated value of 0000H is written to the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

## Operation

PSUBUSB instruction with 64-bit operands: DEST[7:0] ← SaturateToUnsignedByte (DEST[7:0] – SRC (7:0] ); (* Repeat add operation for 2nd through 7th bytes *) DEST[63:56] ← SaturateToUnsignedByte (DEST[63:56] – SRC[63:56];
PSUBUSB instruction with 128-bit operands: DEST[7:0] ← SaturateToUnsignedByte (DEST[7:0] – SRC[7:0]); (* Repeat add operation for 2nd through 14th bytes *) DEST[127:120] ← SaturateToUnSignedByte (DEST[127:120] – SRC[127:120]);
PSUBUSW instruction with 64-bit operands: DEST[15:0] ← SaturateToUnsignedWord (DEST[15:0] – SRC[15:0] ); (* Repeat add operation for 2nd and 3rd words *) DEST[63:48] ← SaturateToUnsignedWord (DEST[63:48] – SRC[63:48] );
PSUBUSW instruction with 128-bit operands: DEST[15:0] ← SaturateToUnsignedWord (DEST[15:0] – SRC[15:0]); (* Repeat add operation for 2nd through 7th words *)

 $\mathsf{DEST[127:112]} \leftarrow \mathsf{SaturateToUnSignedWord} (\mathsf{DEST[127:112]} - \mathsf{SRC[127:112]});$ 

## Intel C/C++ Compiler Intrinsic Equivalents

PSUBUSBm64 _mm_subs_pu8(m64 m1,m64 m2)
PSUBUSBm128i _mm_subs_epu8(m128i m1,m128i m2)
PSUBUSWm64 _mm_subs_pu16(m64 m1,m64 m2)
PSUBUSWm128i _mm_subs_epu16(m128i m1,m128i m2)

## **Flags Affected**

None.

#### **Numeric Exceptions**

None.

## **Protected Mode Exceptions**

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0)	If a memory operand effective address is outside the SS segment limit.

#### **INSTRUCTION SET REFERENCE, N-Z**

#UD	If CR0.EM[bit 2] = 1.			
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.			
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.			
#NM	If CR0.TS[bit 3] = 1.			
#MF	(64-bit operations only) If there is a pending x87 FPU exception.			
#PF(fault-code)	If a page fault occurs.			
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.			

## **Real-Address Mode Exceptions**

#GP(0)	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

## Virtual-8086 Mode Exceptions

Same exceptions as	in Real Address Mode
#PF(fault-code)	For a page fault.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an
	unaligned memory reference is made.

## **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
	(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.

#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# PUNPCKHBW/PUNPCKHWD/PUNPCKHDQ/PUNPCKHQDQ— Unpack High Data

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F 68 /r	PUNPCKHBW mm, mm/m64	Valid	Valid	Unpack and interleave high- order bytes from <i>mm</i> and <i>mm/m64</i> into <i>mm</i> .
66 0F 68 /r	PUNPCKHBW xmm1, xmm2/m128	Valid	Valid	Unpack and interleave high- order bytes from <i>xmm1</i> and <i>xmm2/m128</i> into <i>xmm1</i> .
0F 69 /r	PUNPCKHWD mm, mm/m64	Valid	Valid	Unpack and interleave high- order words from <i>mm</i> and <i>mm/m64</i> into <i>mm</i> .
66 0F 69 /r	PUNPCKHWD xmm1, xmm2/m128	Valid	Valid	Unpack and interleave high- order words from <i>xmm1</i> and <i>xmm2/m128</i> into <i>xmm1</i> .
0F 6A / <i>r</i>	PUNPCKHDQ mm, mm/m64	Valid	Valid	Unpack and interleave high- order doublewords from <i>mm</i> and <i>mm/m64</i> into <i>mm</i> .
66 0F 6A /r	PUNPCKHDQ xmm1, xmm2/m128	Valid	Valid	Unpack and interleave high- order doublewords from <i>xmm1</i> and <i>xmm2/m128</i> into <i>xmm1</i> .
66 OF 6D /r	PUNPCKHQDQ xmm1, xmm2/m128	Valid	Valid	Unpack and interleave high- order quadwords from <i>xmm1</i> and <i>xmm2/m128</i> into <i>xmm1</i> .

## Description

Unpacks and interleaves the high-order data elements (bytes, words, doublewords, or quadwords) of the destination operand (first operand) and source operand (second operand) into the destination operand. Figure 4-11 shows the unpack operation for bytes in 64-bit operands. The low-order data elements are ignored.




Figure 4-11. PUNPCKHBW Instruction Operation Using 64-bit Operands

The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register. When the source data comes from a 64-bit memory operand, the full 64-bit operand is accessed from memory, but the instruction uses only the high-order 32 bits. When the source data comes from a 128-bit memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to a 16-byte boundary and normal segment checking will still be enforced.

The PUNPCKHBW instruction interleaves the high-order bytes of the source and destination operands, the PUNPCKHWD instruction interleaves the high-order words of the source and destination operands, the PUNPCKHDQ instruction interleaves the high-order doubleword (or doublewords) of the source and destination operands, and the PUNPCKHQDQ instruction interleaves the high-order quadwords of the source and destination operands.

These instructions can be used to convert bytes to words, words to doublewords, doublewords to quadwords, and quadwords to double quadwords, respectively, by placing all 0s in the source operand. Here, if the source operand contains all 0s, the result (stored in the destination operand) contains zero extensions of the high-order data elements from the original value in the destination operand. For example, with the PUNPCKHBW instruction the high-order bytes are zero extended (that is, unpacked into unsigned word integers), and with the PUNPCKHWD instruction, the high-order words are zero extended (unpacked into unsigned doubleword integers).

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

#### Operation

PUNPCKHBW instruction with 64-bit operands:

 $\begin{array}{l} \mathsf{DEST[7:0]} \leftarrow \mathsf{DEST[39:32];} \\ \mathsf{DEST[15:8]} \leftarrow \mathsf{SRC[39:32];} \\ \mathsf{DEST[23:16]} \leftarrow \mathsf{DEST[47:40];} \\ \mathsf{DEST[31:24]} \leftarrow \mathsf{SRC[47:40];} \\ \mathsf{DEST[39:32]} \leftarrow \mathsf{DEST[55:48];} \\ \mathsf{DEST[47:40]} \leftarrow \mathsf{SRC[55:48];} \\ \mathsf{DEST[55:48]} \leftarrow \mathsf{DEST[63:56];} \\ \mathsf{DEST[63:56]} \leftarrow \mathsf{SRC[63:56];} \end{array}$ 

PUNPCKHW instruction with 64-bit operands:

 $DEST[15:0] \leftarrow DEST[47:32];$   $DEST[31:16] \leftarrow SRC[47:32];$   $DEST[47:32] \leftarrow DEST[63:48];$  $DEST[63:48] \leftarrow SRC[63:48];$ 

```
PUNPCKHDQ instruction with 64-bit operands:
         DEST[31:0] \leftarrow DEST[63:32];
         DEST[63:32] \leftarrow SRC[63:32];
PUNPCKHBW instruction with 128-bit operands:
   DEST[7:0] \leftarrow DEST[71:64];
   DEST[15:8] \leftarrow SRC[71:64];
   DEST[23:16] \leftarrow DEST[79:72];
   DEST[31:24] \leftarrow SRC[79:72];
   DEST[39:32] \leftarrow DEST[87:80];
   DEST[47:40] \leftarrow SRC[87:80];
   DEST[55:48] \leftarrow DEST[95:88];
   DEST[63:56] \leftarrow SRC[95:88];
   DEST[71:64] \leftarrow DEST[103:96];
   DEST[79:72] \leftarrow SRC[103:96];
   DEST[87:80] \leftarrow DEST[111:104];
   DEST[95:88] \leftarrow SRC[111:104];
   DEST[103:96] \leftarrow DEST[119:112];
   DEST[111:104] \leftarrow SRC[119:112];
   DEST[119:112] \leftarrow DEST[127:120];
   DEST[127:120] \leftarrow SRC[127:120];
PUNPCKHWD instruction with 128-bit operands:
   DEST[15:0] \leftarrow DEST[79:64];
   DEST[31:16] \leftarrow SRC[79:64];
   DEST[47:32] \leftarrow DEST[95:80];
   DEST[63:48] ← SRC[95:80];
   DEST[79:64] \leftarrow DEST[111:96];
   DEST[95:80] \leftarrow SRC[111:96];
   DEST[111:96] \leftarrow DEST[127:112];
   DEST[127:112] ← SRC[127:112];
PUNPCKHDQ instruction with 128-bit operands:
   DEST[31:0] \leftarrow DEST[95:64];
   DEST[63:32] \leftarrow SRC[95:64];
   DEST[95:64] \leftarrow DEST[127:96];
   DEST[127:96] \leftarrow SRC[127:96];
```

PUNPCKHQDQ instruction: DEST[63:0] ← DEST[127:64]; DEST[127:64] ← SRC[127:64];

#### Intel C/C++ Compiler Intrinsic Equivalents

 PUNPCKHBW
 \_\_m64 \_mm\_unpackhi\_pi8(\_\_m64 m1, \_\_m64 m2)

 PUNPCKHBW
 \_\_m128i \_mm\_unpackhi\_epi8(\_\_m128i m1, \_\_m128i m2)

- PUNPCKHWD \_\_\_m64 \_mm\_unpackhi\_pi16(\_\_m64 m1,\_\_m64 m2)
- PUNPCKHWD \_\_m128i \_mm\_unpackhi\_epi16(\_\_m128i m1,\_\_m128i m2)
- PUNPCKHDQ \_\_m64 \_mm\_unpackhi\_pi32(\_\_m64 m1, \_\_m64 m2)
- PUNPCKHDQ \_\_m128i \_mm\_unpackhi\_epi32(\_\_m128i m1, \_\_m128i m2)
- PUNPCKHQDQ \_\_m128i \_mm\_unpackhi\_epi64 ( \_\_m128i a, \_\_m128i b)

## **Flags Affected**

None.

#### **Numeric Exceptions**

None.

#### Protected Mode Exceptions

If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
If a memory operand effective address is outside the SS segment limit.
If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H: EDX.SSE2[bit 26] = 0.
If CR0.TS[bit 3] = 1.
(64-bit operations only) If there is a pending x87 FPU exception.
If a page fault occurs.
(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

#### **Real-Address Mode Exceptions**

#GP(0)	If any part of the operand lies outside of the effective address space from 0 to FFFFH.
	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE2[bit $26$ ] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

#### Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code) For a page fault.

#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

## **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

If a memory address referencing the SS segment is in a non- canonical form.
If the memory address is in a non-canonical form.
(128-bit version only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
If CR0.EM[bit 2] = 1.
If CR0.TS[bit 3] = 1.
(64-bit operations only) If there is a pending x87 FPU exception.
If a page fault occurs.
(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# PUNPCKLBW/PUNPCKLWD/PUNPCKLDQ/PUNPCKLQDQ— Unpack Low Data

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F 60 / <i>r</i>	PUNPCKLBW mm, mm/m32	Valid	Valid	Interleave low-order bytes from <i>mm</i> and <i>mm/m32</i> into <i>mm</i> .
66 0F 60 /r	PUNPCKLBW xmm1, xmm2/m128	Valid	Valid	Interleave low-order bytes from xmm1 and xmm2/m128 into xmm1.
0F 61 /r	PUNPCKLWD mm, mm/m32	Valid	Valid	Interleave low-order words from <i>mm</i> and <i>mm/m32</i> into <i>mm</i> .
66 0F 61 /r	PUNPCKLWD xmm1, xmm2/m128	Valid	Valid	Interleave low-order words from xmm1 and xmm2/m128 into xmm1.
0F 62 /r	PUNPCKLDQ mm, mm/m32	Valid	Valid	Interleave low-order doublewords from <i>mm</i> and <i>mm/m32</i> into <i>mm</i> .
66 0F 62 /r	PUNPCKLDQ xmm1, xmm2/m128	Valid	Valid	Interleave low-order doublewords from <i>xmm1</i> and <i>xmm2/m128</i> into xmm1.
66 0F 6C /r	PUNPCKLQDQ xmm1, xmm2/m128	Valid	Valid	Interleave low-order quadword from <i>xmm1</i> and <i>xmm2/m128</i> into <i>xmm1</i> register.

## Description

Unpacks and interleaves the low-order data elements (bytes, words, doublewords, and quadwords) of the destination operand (first operand) and source operand (second operand) into the destination operand. (Figure 4-12 shows the unpack operation for bytes in 64-bit operands.). The high-order data elements are ignored.




Figure 4-12. PUNPCKLBW Instruction Operation Using 64-bit Operands

The source operand can be an MMX technology register or a 32-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register. When the source data comes from a 128-bit memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to a 16-byte boundary and normal segment checking will still be enforced.

The PUNPCKLBW instruction interleaves the low-order bytes of the source and destination operands, the PUNPCKLWD instruction interleaves the low-order words of the source and destination operands, the PUNPCKLDQ instruction interleaves the loworder doubleword (or doublewords) of the source and destination operands, and the PUNPCKLQDQ instruction interleaves the low-order quadwords of the source and destination operands.

These instructions can be used to convert bytes to words, words to doublewords, doublewords to quadwords, and quadwords to double quadwords, respectively, by placing all 0s in the source operand. Here, if the source operand contains all 0s, the result (stored in the destination operand) contains zero extensions of the high-order data elements from the original value in the destination operand. For example, with the PUNPCKLBW instruction the high-order bytes are zero extended (that is, unpacked into unsigned word integers), and with the PUNPCKLWD instruction, the high-order words are zero extended (unpacked into unsigned doubleword integers).

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

#### Operation

PUNPCKLBW instruction with 64-bit operands:

 $\begin{array}{l} \mathsf{DEST}[63:56] \leftarrow \mathsf{SRC}[31:24];\\ \mathsf{DEST}[55:48] \leftarrow \mathsf{DEST}[31:24];\\ \mathsf{DEST}[47:40] \leftarrow \mathsf{SRC}[23:16];\\ \mathsf{DEST}[39:32] \leftarrow \mathsf{DEST}[23:16];\\ \mathsf{DEST}[31:24] \leftarrow \mathsf{SRC}[15:8];\\ \mathsf{DEST}[23:16] \leftarrow \mathsf{DEST}[15:8];\\ \mathsf{DEST}[15:8] \leftarrow \mathsf{SRC}[7:0];\\ \mathsf{DEST}[7:0] \leftarrow \mathsf{DEST}[7:0];\\ \end{array}$ 

PUNPCKLWD instruction with 64-bit operands: DEST[63:48]  $\leftarrow$  SRC[31:16]; DEST[47:32]  $\leftarrow$  DEST[31:16]; DEST[31:16]  $\leftarrow$  SRC[15:0]; DEST[15:0]  $\leftarrow$  DEST[15:0];

PUNPCKLDQ instruction with 64-bit operands: DEST[63:32]  $\leftarrow$  SRC[31:0]; DEST[31:0]  $\leftarrow$  DEST[31:0];

```
PUNPCKLBW instruction with 128-bit operands:
```

DEST[7:0] $\leftarrow$ DEST[7:0];
DEST[15:8] $\leftarrow$ SRC[7:0];
$DEST[23:16] \leftarrow DEST[15:8];$
$DEST[31:24] \leftarrow SRC[15:8];$
$DEST[39:32] \leftarrow DEST[23:16];$
DEST[47:40] $\leftarrow$ SRC[23:16];
$DEST[55:48] \leftarrow DEST[31:24];$
DEST[63:56] $\leftarrow$ SRC[31:24];
$DEST[71:64] \leftarrow DEST[39:32];$
$DEST[79:72] \leftarrow SRC[39:32];$
$DEST[87:80] \leftarrow DEST[47:40];$
$DEST[95:88] \leftarrow SRC[47:40];$
DEST[103:96] ← DEST[55:48];
$DEST[111:104] \leftarrow SRC[55:48];$
DEST[119:112] ← DEST[63:56];
$DEST[127:120] \leftarrow SRC[63:56];$

DEST[111:96] ← DEST[63:48]; DEST[127:112] ← SRC[63:48];

PUNPCKLDQ instruction with 128-bit operands:

DEST[31:0] ← DEST[31:0]; DEST[63:32] ← SRC[31:0]; DEST[95:64] ← DEST[63:32]; DEST[127:96] ← SRC[63:32];

#### PUNPCKLQDQ

DEST[63:0]  $\leftarrow$  DEST[63:0]; DEST[127:64]  $\leftarrow$  SRC[63:0];

## Intel C/C++ Compiler Intrinsic Equivalents

PUNPCKLBW	m64 _mm_unpacklo_pi8 (m64 m1,m64 m2)
PUNPCKLBW	m128i _mm_unpacklo_epi8 (m128i m1,m128i m2)
PUNPCKLWD	m64 _mm_unpacklo_pi16 (m64 m1,m64 m2)
PUNPCKLWD	m128i _mm_unpacklo_epi16 (m128i m1,m128i m2)

PUNPCKLDQ	m64 _mm_unpacklo_pi32 (m64 m1,m64 m2)			
PUNPCKLDQ	m128i _mm_unpacklo_epi32 (m128i m1,m128i m2)			
PUNPCKLQDQ	m128i _mm_unpacklo_epi64 (m128i m1,m128i m2)			

## **Flags Affected**

None.

## **Numeric Exceptions**

None.

#### Protected Mode Exceptions

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.			
	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.			
#SS(0)	If a memory operand effective address is outside the SS segment limit.			
#UD	If CR0.EM[bit 2] = 1.			
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.			
	If CPUID.01H:EDX.SSE2[bit $26$ ] = 0.			
#NM	If CR0.TS[bit 3] = 1.			
#MF	(64-bit operations only) If there is a pending x87 FPU exception.			
#PF(fault-code)	If a page fault occurs.			
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.			

## **Real-Address Mode Exceptions**

SS
d on
ion.

### Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code) For a page fault.

#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

## **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

If a memory address referencing the SS segment is in a non- canonical form.
If the memory address is in a non-canonical form.
(128-bit version only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
If CRO.EM[bit 2] = 1.
If CR0.TS[bit 3] = 1.
(64-bit operations only) If there is a pending x87 FPU exception.
If a page fault occurs.
(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# PUSH—Push Word, Doubleword or Quadword Onto the Stack

		64-Bit	Compat/	
Opcode*	Instruction	Mode	Leg Mode	Description
FF /6	PUSH r/m16	Valid	Valid	Push r/m16.
FF /6	PUSH r/m32	N.E.	Valid	Push <i>r/m32.</i>
FF /6	PUSH r/m64	Valid	N.E.	Push <i>r/m64.</i> Default operand size 64-bits.
50+ <i>rw</i>	PUSH <i>r16</i>	Valid	Valid	Push <i>r16.</i>
50+ <i>rd</i>	PUSH <i>r32</i>	N.E.	Valid	Push <i>r32.</i>
50+ <i>rd</i>	PUSH r64	Valid	N.E.	Push <i>r64.</i> Default operand size 64-bits.
6A	PUSH imm8	Valid	Valid	Push sign-extended imm8. Stack pointer is incremented by the size of stack pointer.
68	PUSH imm16	Valid	Valid	Push sign-extended imm16. Stack pointer is incremented by the size of stack pointer.
68	PUSH imm32	Valid	Valid	Push sign-extended imm32. Stack pointer is incremented by the size of stack pointer.
OE	PUSH CS	Invalid	Valid	Push CS.
16	PUSH SS	Invalid	Valid	Push SS.
1E	PUSH DS	Invalid	Valid	Push DS.
06	PUSH ES	Invalid	Valid	Push ES.
OF AO	PUSH FS	Valid	Valid	Push FS and decrement stack pointer by 16 bits.
OF AO	PUSH FS	N.E.	Valid	Push FS and decrement stack pointer by 32 bits.
OF AO	PUSH FS	Valid	N.E.	Push FS. Default operand size 64-bits. (66H override causes 16- bit operation).
OF A8	PUSH GS	Valid	Valid	Push GS and decrement stack pointer by 16 bits.
OF A8	PUSH GS	N.E.	Valid	Push GS and decrement stack pointer by 32 bits.
OF A8	PUSH GS	Valid	N.E.	Push GS, default operand size 64-bits. (66H override causes 16- bit operation).

#### NOTES:

\* See IA-32 Architecture Compatibility section below.

#### Description

Decrements the stack pointer and then stores the source operand on the top of the stack. The address-size attribute of the stack segment determines the stack pointer size (16, 32 or 64 bits). The operand-size attribute of the current code segment determines the amount the stack pointer is decremented (2, 4 or 8 bytes).

In non-64-bit modes: if the address-size and operand-size attributes are 32, the 32-bit ESP register (stack pointer) is decremented by 4. If both attributes are 16, the 16-bit SP register (stack pointer) is decremented by 2.

If the source operand is an immediate and its size is less than the address size of the stack, a sign-extended value is pushed on the stack. If the source operand is the FS or GS and its size is less than the address size of the stack, the zero-extended value is pushed on the stack.

The B flag in the stack segment's segment descriptor determines the stack's addresssize attribute. The D flag in the current code segment's segment descriptor (with prefixes), determines the operand-size attribute and the address-size attribute of the source operand. Pushing a 16-bit operand when the stack address-size attribute is 32 can result in a misaligned stack pointer (a stack pointer that is not be aligned on a doubleword boundary).

The PUSH ESP instruction pushes the value of the ESP register as it existed before the instruction was executed. Thus if a PUSH instruction uses a memory operand in which the ESP register is used for computing the operand address, the address of the operand is computed before the ESP register is decremented.

In the real-address mode, if the ESP or SP register is 1 when the PUSH instruction is executed, an #SS exception is generated but not delivered (the stack error reported prevents #SS delivery). Next, the processor generates a #DF exception and enters a shutdown state as described in the #DF discussion in Chapter 5 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

In 64-bit mode, the instruction's default operation size is 64 bits. In a push, the 64-bit RSP register (stack pointer) is decremented by 8. A 66H override causes 16-bit operation. Note that pushing a 16-bit operand can result in the stack pointer misaligned to 8-byte boundary.

#### IA-32 Architecture Compatibility

For IA-32 processors from the Intel 286 on, the PUSH ESP instruction pushes the value of the ESP register as it existed before the instruction was executed. (This is also true for Intel 64 architecture, real-address and virtual-8086 modes of IA-32 architecture.) For the Intel<sup>®</sup> 8086 processor, the PUSH SP instruction pushes the new value of the SP register (that is the value after it has been decremented by 2).

#### Operation

```
IF StackAddrSize = 64
   THEN
        IF OperandSize = 64
             THEN
                  RSP \leftarrow (RSP - 8);
                  IF (SRC is FS or GS)
                       THEN
                             TEMP = ZeroExtend64(SRC);
                       ELSE IF (SRC is IMMEDIATE)
                            TEMP = SignExtend64(SRC); FI;
                       ELSE
                            TEMP = SRC;
                  FI
                  RSP \leftarrow TEMP; (* Push quadword *)
             ELSE (* OperandSize = 16; 66H used *)
                  RSP \leftarrow (RSP - 2);
                  RSP \leftarrow SRC; (* Push word *)
        FI:
ELSE IF StackAddrSize = 32
   THEN
        IF OperandSize = 32
             THEN
                  ESP \leftarrow (ESP - 4);
                  IF (SRC is FS or GS)
                       THEN
                            TEMP = ZeroExtend32(SRC);
                       ELSE IF (SRC is IMMEDIATE)
                            TEMP = SignExtend32(SRC); FI;
                       ELSE
                            TEMP = SRC;
                  FI;
                  SS:ESP \leftarrow TEMP; (* Push doubleword *)
             ELSE (* OperandSize = 16*)
                  ESP \leftarrow (ESP - 2);
                  SS:ESP \leftarrow SRC; (* Push word *)
        FI:
   ELSE StackAddrSize = 16
        IF OperandSize = 16
             THEN
                  SP \leftarrow (SP - 2);
                   SS:SP \leftarrow SRC; (* Push word *)
             ELSE (* OperandSize = 32 *)
```

```
\begin{array}{c} SP \leftarrow (SP-4);\\ SS:SP \leftarrow SRC; (* \mbox{ Push doubleword }*)\\ FI;\\ FI;\\ FI;\\ \end{array}
```

## **Flags Affected**

None.

## **Protected Mode Exceptions**

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

## **Real-Address Mode Exceptions**

#GP	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS	If a memory operand effective address is outside the SS segment limit.
	If the new value of the SP or ESP register is outside the stack segment limit.

## Virtual-8086 Mode Exceptions

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made.

## **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

## **INSTRUCTION SET REFERENCE, N-Z**

## 64-Bit Mode Exceptions

#GP(0)	If the memory address is in a non-canonical form.
#SS(U)	If the stack address is in a non-canonical form.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
60	PUSHA	Invalid	Valid	Push AX, CX, DX, BX, original SP, BP, SI, and DI.
60	PUSHAD	Invalid	Valid	Push EAX, ECX, EDX, EBX, original ESP, EBP, ESI, and EDI.

# PUSHA/PUSHAD—Push All General-Purpose Registers

## Description

Pushes the contents of the general-purpose registers onto the stack. The registers are stored on the stack in the following order: EAX, ECX, EDX, EBX, ESP (original value), EBP, ESI, and EDI (if the current operand-size attribute is 32) and AX, CX, DX, BX, SP (original value), BP, SI, and DI (if the operand-size attribute is 16). These instructions perform the reverse operation of the POPA/POPAD instructions. The value pushed for the ESP or SP register is its value before prior to pushing the first register (see the "Operation" section below).

The PUSHA (push all) and PUSHAD (push all double) mnemonics reference the same opcode. The PUSHA instruction is intended for use when the operand-size attribute is 16 and the PUSHAD instruction for when the operand-size attribute is 32. Some assemblers may force the operand size to 16 when PUSHA is used and to 32 when PUSHAD is used. Others may treat these mnemonics as synonyms (PUSHA/PUSHAD) and use the current setting of the operand-size attribute to determine the size of values to be pushed from the stack, regardless of the mnemonic used.

In the real-address mode, if the ESP or SP register is 1, 3, or 5 when PUSHA/PUSHAD executes: an #SS exception is generated but not delivered (the stack error reported prevents #SS delivery). Next, the processor generates a #DF exception and enters a shutdown state as described in the #DF discussion in Chapter 5 of the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.* 

This instruction executes as described in compatibility mode and legacy mode. It is not valid in 64-bit mode.

#### Operation

IF 64-bit Mode

THEN #UD

FI;

```
IF OperandSize = 32 (* PUSHAD instruction *)
THEN
Temp \leftarrow (ESP);
Push(EAX);
```

#### **INSTRUCTION SET REFERENCE, N-Z**

```
Push(ECX);
    Push(EDX);
    Push(EBX);
    Push(Temp);
    Push(EBP);
    Push(ESI);
    Push(EDI);
ELSE (* OperandSize = 16, PUSHA instruction *)
    Temp \leftarrow (SP);
    Push(AX);
    Push(CX);
    Push(DX);
    Push(BX);
    Push(Temp);
    Push(BP);
    Push(SI);
    Push(DI);
```

FI;

## **Flags Affected**

None.

## **Protected Mode Exceptions**

#SS(0)	If the starting or ending stack address is outside the stack segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If an unaligned memory reference is made while the current privilege level is 3 and alignment checking is enabled.

## **Real-Address Mode Exceptions**

```
#GP If the ESP or SP register contains 7, 9, 11, 13, or 15.
```

## Virtual-8086 Mode Exceptions

#GP(0)	If the ESP or SP register contains 7, 9, 11, 13, or 15.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If an unaligned memory reference is made while alignment checking is enabled.

## **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

## **64-Bit Mode Exceptions**

#UD If in 64-bit mode.

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
90	PUSHF	Valid	Valid	Push lower 16 bits of EFLAGS.
90	PUSHFD	N.E.	Valid	Push EFLAGS.
9C	PUSHFQ	Valid	N.E.	Push RFLAGS.

# PUSHF/PUSHFD—Push EFLAGS Register onto the Stack

## Description

Decrements the stack pointer by 4 (if the current operand-size attribute is 32) and pushes the entire contents of the EFLAGS register onto the stack, or decrements the stack pointer by 2 (if the operand-size attribute is 16) and pushes the lower 16 bits of the EFLAGS register (that is, the FLAGS register) onto the stack. These instructions reverse the operation of the POPF/POPFD instructions.

When copying the entire EFLAGS register to the stack, the VM and RF flags (bits 16 and 17) are not copied; instead, the values for these flags are cleared in the EFLAGS image stored on the stack. See Chapter 3 of the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1,* for more information about the EFLAGS register.

The PUSHF (push flags) and PUSHFD (push flags double) mnemonics reference the same opcode. The PUSHF instruction is intended for use when the operand-size attribute is 16 and the PUSHFD instruction for when the operand-size attribute is 32. Some assemblers may force the operand size to 16 when PUSHF is used and to 32 when PUSHFD is used. Others may treat these mnemonics as synonyms (PUSHF/PUSHFD) and use the current setting of the operand-size attribute to determine the size of values to be pushed from the stack, regardless of the mnemonic used.

In 64-bit mode, the instruction's default operation is to decrement the stack pointer (RSP) by 8 and pushs RFLAGS on the stack. 16-bit operation is supported using the operand size override prefix 66H. 32-bit operand size cannot be encoded in this mode. When copying RFLAGS to the stack, the VM and RF flags (bits 16 and 17) are not copied; instead, values for these flags are cleared in the RFLAGS image stored on the stack.

When in virtual-8086 mode and the I/O privilege level (IOPL) is less than 3, the PUSHF/PUSHFD instruction causes a general protection exception (#GP).

In the real-address mode, if the ESP or SP register is 1 when PUSHF/PUSHFD instruction executes: an #SS exception is generated but not delivered (the stack error reported prevents #SS delivery). Next, the processor generates a #DF exception and enters a shutdown state as described in the #DF discussion in Chapter 5 of the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.* 

## Operation

```
IF (PE = 0) or (PE = 1 and ((VM = 0) or (VM = 1 and IOPL = 3)))
(* Real-Address Mode, Protected mode, or Virtual-8086 mode with IOPL equal to 3 *)
   THEN
        IF OperandSize = 32
            THEN
                 push (EFLAGS AND 00FCFFFFH);
                 (* VM and RF EFLAG bits are cleared in image stored on the stack *)
            ELSE
                 push (EFLAGS); (* Lower 16 bits only *)
        FI;
   ELSE IF 64-bit MODE (* In 64-bit Mode *)
        IF OperandSize = 64
            THEN
                 push (RFLAGS AND 0000000_00FCFFFH);
                 (* VM and RF RFLAG bits are cleared in image stored on the stack; *)
            ELSE
                 push (EFLAGS); (* Lower 16 bits only *)
        FI;
   ELSE (* In Virtual-8086 Mode with IOPL less than 3 *)
        #GP(0); (* Trap to virtual-8086 monitor *)
FI:
```

## **Flags Affected**

None.

## **Protected Mode Exceptions**

#SS(0)	If the new value of the ESP register is outside the stack segment boundary.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If an unaligned memory reference is made while the current privilege level is 3 and alignment checking is enabled.

## **Real-Address Mode Exceptions**

None.

## Virtual-8086 Mode Exceptions

#GP(0)	If the I/O privilege level is less than 3.
#PF(fault-code)	If a page fault occurs.

#AC(0) If an unaligned memory reference is made while alignment checking is enabled.

## **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

## 64-Bit Mode Exceptions

#GP(0)	If the memory address is in a non-canonical form.		
#SS(U)	If the stack address is in a non-canonical form.		
#PF(fault-code)	If a page fault occurs.		
#AC(0)	If an unaligned memory reference is made while the current privilege level is 3 and alignment checking is enabled.		

# **PXOR—Logical Exclusive OR**

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F EF / <i>r</i>	PXOR mm, mm/m64	Valid	Valid	Bitwise XOR of <i>mm/m64</i> and <i>mm</i> .
66 0F EF /r	PXOR xmm1, xmm2/m128	Valid	Valid	Bitwise XOR of <i>xmm2/m128</i> and <i>xmm1</i> .

## Description

Performs a bitwise logical exclusive-OR (XOR) operation on the source operand (second operand) and the destination operand (first operand) and stores the result in the destination operand. The source operand can be an MMX technology register or a 64-bit memory location or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register. Each bit of the result is 1 if the corresponding bits of the two operands are different; each bit is 0 if the corresponding bits of the operands are the same.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

#### Operation

DEST  $\leftarrow$  DEST XOR SRC;

#### Intel C/C++ Compiler Intrinsic Equivalent

PXOR	m64 _mm_xor	_si64 (_	_m64 m1, _	_m64 m2)
------	-------------	----------	------------	----------

PXOR \_\_m128i \_mm\_xor\_si128 ( \_\_m128i a, \_\_m128i b)

#### **Flags Affected**

None.

#### **Numeric Exceptions**

None.

#### Protected Mode Exceptions

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.

#### INSTRUCTION SET REFERENCE, N-Z

#SS(0)	If a memory operand effective address is outside the SS segment limit.
#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

## **Real-Address Mode Exceptions**

#GP(0)	(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD	If CR0.EM[bit 2] = 1.
	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H: EDX.SSE2[bit 26] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.

## Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code)	For a page fault.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

## **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

## **64-Bit Mode Exceptions**

If a memory address referencing the SS segment is in a non- canonical form.
If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
If CR0.EM[bit 2] = 1.

	(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
	(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM	If CR0.TS[bit 3] = 1.
#MF	(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)	If a page fault occurs.
#AC(0)	(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# RCL/RCR/ROL/ROR--Rotate

		C 4 D'	Compat/	
Opcode**	Instruction	64-Bit Mode	Leg Mode	Description
D0 /2	RCL <i>r/m8</i> , 1	Valid	Valid	Rotate 9 bits (CF, <i>r/m8</i> ) left once.
REX + D0 /2	RCL <i>r/m8*</i> , 1	Valid	N.E.	Rotate 9 bits (CF, <i>r/m8</i> ) left once.
D2 /2	RCL <i>r/m8</i> , CL	Valid	Valid	Rotate 9 bits (CF, <i>r/m8</i> ) left CL times.
REX + D2 /2	RCL	Valid	N.E.	Rotate 9 bits (CF, <i>r/m8</i> ) left CL times.
CO /2 <i>ib</i>	RCL r/m8, imm8	Valid	Valid	Rotate 9 bits (CF, <i>r/m8</i> ) left <i>imm8</i> times.
REX + CO /2 <i>ib</i>	RCL r/m8*, imm8	Valid	N.E.	Rotate 9 bits (CF, <i>r/m8</i> ) left <i>imm8</i> times.
D1 /2	RCL <i>r/m16</i> , 1	Valid	Valid	Rotate 17 bits (CF, <i>r/m16</i> ) left once.
D3 /2	RCL <i>r/m16</i> , CL	Valid	Valid	Rotate 17 bits (CF, <i>r/m16</i> ) left CL times.
C1 /2 <i>ib</i>	RCL r/m16, imm8	Valid	Valid	Rotate 17 bits (CF, <i>r/m16</i> ) left <i>imm8</i> times.
D1 /2	RCL <i>r/m32</i> , 1	Valid	Valid	Rotate 33 bits (CF, <i>r/m32</i> ) left once.
REX.W + D1 /2	RCL <i>r/m64</i> , 1	Valid	N.E.	Rotate 65 bits (CF, <i>r/m64</i> ) left once. Uses a 6 bit count.
D3 /2	RCL <i>r/m32</i> , CL	Valid	Valid	Rotate 33 bits (CF, <i>r/m32</i> ) left CL times.
REX.W + D3 /2	RCL <i>r/m64</i> , CL	Valid	N.E.	Rotate 65 bits (CF, <i>r/m64</i> ) left CL times. Uses a 6 bit count.
C1 /2 ib	RCL r/m32, imm8	Valid	Valid	Rotate 33 bits (CF, <i>r/m32</i> ) left <i>imm8</i> times.
REX.W + C1 /2 ib	RCL r/m64, imm8	Valid	N.E.	Rotate 65 bits (CF, <i>r/m64</i> ) left <i>imm8</i> times. Uses a 6 bit count.
D0 /3	RCR <i>r/m8</i> , 1	Valid	Valid	Rotate 9 bits (CF, <i>r/m8</i> ) right once.
REX + D0 /3	RCR <i>r/m8*</i> , 1	Valid	N.E.	Rotate 9 bits (CF, <i>r/m8</i> ) right once.
D2 /3	RCR <i>r/m8</i> , CL	Valid	Valid	Rotate 9 bits (CF, <i>r/m8</i> ) right CL times.
REX + D2 /3	RCR <i>r/m8*</i> , CL	Valid	N.E.	Rotate 9 bits (CF, <i>r/m8</i> ) right CL times.

		64-Bit	Compat/ Leg	
Opcode**	Instruction	Mode	Mode	Description
CO /3 ib	RCR r/m8, imm8	Valid	Valid	Rotate 9 bits (CF <i>, r/m8</i> ) right <i>imm8</i> times.
REX + CO /3 <i>ib</i>	RCR r/m8*, imm8	Valid	N.E.	Rotate 9 bits (CF, <i>r/m8</i> ) right <i>imm8</i> times.
D1 /3	RCR <i>r/m16</i> , 1	Valid	Valid	Rotate 17 bits (CF, <i>r/m16</i> ) right once.
D3 /3	RCR <i>r/m16</i> , CL	Valid	Valid	Rotate 17 bits (CF, <i>r/m16</i> ) right CL times.
C1 /3 <i>ib</i>	RCR r/m16, imm8	Valid	Valid	Rotate 17 bits (CF, <i>r/m16</i> ) right <i>imm8</i> times.
D1 /3	RCR <i>r/m32</i> , 1	Valid	Valid	Rotate 33 bits (CF, <i>r/m32</i> ) right once. Uses a 6 bit count.
REX.W + D1 /3	RCR <i>r/m64</i> , 1	Valid	N.E.	Rotate 65 bits (CF, <i>r/m64</i> ) right once. Uses a 6 bit count.
D3 /3	RCR <i>r/m32</i> , CL	Valid	Valid	Rotate 33 bits (CF, <i>r/m32</i> ) right CL times.
REX.W + D3 /3	RCR <i>r/m64</i> , CL	Valid	N.E.	Rotate 65 bits (CF, <i>r/m64</i> ) right CL times. Uses a 6 bit count.
C1 /3 ib	RCR r/m32, imm8	Valid	Valid	Rotate 33 bits (CF, <i>r/m32</i> ) right <i>imm8</i> times.
REX.W + C1 /3 <i>ib</i>	RCR r/m64, imm8	Valid	N.E.	Rotate 65 bits (CF, <i>r/m64</i> ) right <i>imm8</i> times. Uses a 6 bit count.
D0 /0	ROL <i>r/m8</i> , 1	Valid	Valid	Rotate 8 bits <i>r/m8</i> left once.
REX + D0 /0	ROL <i>r/m8*</i> , 1	Valid	N.E.	Rotate 8 bits <i>r/m8</i> left once
D2 /0	ROL <i>r/m8</i> , CL	Valid	Valid	Rotate 8 bits <i>r/m8</i> left CL times.
REX + D2 /0	ROL <i>r/m8*</i> , CL	Valid	N.E.	Rotate 8 bits <i>r/m8</i> left CL times.
CO /O <i>ib</i>	ROL r/m8, imm8	Valid	Valid	Rotate 8 bits <i>r/m8</i> left <i>imm8</i> times.
REX + CO /O <i>ib</i>	ROL	Valid	N.E.	Rotate 8 bits <i>r/m8</i> left <i>imm8</i> times.
D1 /0	ROL <i>r/m16</i> , 1	Valid	Valid	Rotate 16 bits <i>r/m16</i> left once.
D3 /0	ROL <i>r/m16</i> , CL	Valid	Valid	Rotate 16 bits <i>r/m16</i> left CL times.
C1 /0 <i>ib</i>	ROL r/m16, imm8	Valid	Valid	Rotate 16 bits <i>r/m16</i> left <i>imm8</i> times.
D1 /0	ROL <i>r/m32</i> , 1	Valid	Valid	Rotate 32 bits <i>r/m32</i> left once.
REX.W + D1 /0	ROL <i>r/m64</i> , 1	Valid	N.E.	Rotate 64 bits <i>r/m64</i> left once. Uses a 6 bit count.

			Compat/	
		64-Bit	Leg	
Opcode**	Instruction	Mode	Mode	Description
D3 /0	ROL <i>r/m32</i> , CL	Valid	Valid	Rotate 32 bits <i>r/m32</i> left CL times.
REX.W + D3 /0	ROL <i>r/m64</i> , CL	Valid	N.E.	Rotate 64 bits <i>r/m64</i> left CL times. Uses a 6 bit count.
C1 /0 <i>ib</i>	ROL r/m32, imm8	Valid	Valid	Rotate 32 bits <i>r/m32</i> left <i>imm8</i> times.
C1 /O <i>ib</i>	ROL r/m64, imm8	Valid	N.E.	Rotate 64 bits <i>r/m64</i> left <i>imm8</i> times. Uses a 6 bit count.
D0 /1	ROR <i>r/m8</i> , 1	Valid	Valid	Rotate 8 bits <i>r/m8</i> right once.
REX + D0 /1	ROR <i>r/m8*</i> , 1	Valid	N.E.	Rotate 8 bits <i>r/m8</i> right once.
D2 /1	ROR <i>r/m8</i> , CL	Valid	Valid	Rotate 8 bits <i>r/m8</i> right CL times.
REX + D2 /1	ROR <i>r/m8*</i> , CL	Valid	N.E.	Rotate 8 bits <i>r/m8</i> right CL times.
CO /1 <i>ib</i>	ROR r/m8, imm8	Valid	Valid	Rotate 8 bits <i>r/m16</i> right <i>imm8</i> times.
REX + CO /1 <i>ib</i>	ROR r/m8*, imm8	Valid	N.E.	Rotate 8 bits <i>r/m16</i> right <i>imm8</i> times.
D1 /1	ROR <i>r/m16</i> , 1	Valid	Valid	Rotate 16 bits <i>r/m16</i> right once.
D3 /1	ROR <i>r/m16</i> , CL	Valid	Valid	Rotate 16 bits <i>r/m16</i> right CL times.
C1 /1 <i>ib</i>	ROR r/m16, imm8	Valid	Valid	Rotate 16 bits <i>r/m16</i> right <i>imm8</i> times.
D1 /1	ROR <i>r/m32</i> , 1	Valid	Valid	Rotate 32 bits <i>r/m32</i> right once.
REX.W + D1 /1	ROR <i>r/m64</i> , 1	Valid	N.E.	Rotate 64 bits <i>r/m64</i> right once. Uses a 6 bit count.
D3 /1	ROR <i>r/m32</i> , CL	Valid	Valid	Rotate 32 bits <i>r/m32</i> right CL times.
REX.W + D3 /1	ROR <i>r/m64</i> , CL	Valid	N.E.	Rotate 64 bits <i>r/m64</i> right CL times. Uses a 6 bit count.
C1 /1 <i>ib</i>	ROR r/m32, imm8	Valid	Valid	Rotate 32 bits <i>r/m32</i> right <i>imm8</i> times.
REX.W + C1 /1 <i>ib</i>	ROR r/m64, imm8	Valid	N.E.	Rotate 64 bits <i>r/m64</i> right <i>imm8</i> times. Uses a 6 bit count.

#### NOTES:

\* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

\*\* See IA-32 Architecture Compatibility section below.

## Description

Shifts (rotates) the bits of the first operand (destination operand) the number of bit positions specified in the second operand (count operand) and stores the result in the destination operand. The destination operand can be a register or a memory location; the count operand is an unsigned integer that can be an immediate or a value in the CL register. In legacy and compatibility mode, the processor restricts the count to a number between 0 and 31 by masking all the bits in the count operand except the 5 least-significant bits.

The rotate left (ROL) and rotate through carry left (RCL) instructions shift all the bits toward more-significant bit positions, except for the most-significant bit, which is rotated to the least-significant bit location. The rotate right (ROR) and rotate through carry right (RCR) instructions shift all the bits toward less significant bit positions, except for the least-significant bit, which is rotated to the most-significant bit location.

The RCL and RCR instructions include the CF flag in the rotation. The RCL instruction shifts the CF flag into the least-significant bit and shifts the most-significant bit into the CF flag. The RCR instruction shifts the CF flag into the most-significant bit and shifts the least-significant bit into the CF flag. For the ROL and ROR instructions, the original value of the CF flag is not a part of the result, but the CF flag receives a copy of the bit that was shifted from one end to the other.

The OF flag is defined only for the 1-bit rotates; it is undefined in all other cases (except that a zero-bit rotate does nothing, that is affects no flags). For left rotates, the OF flag is set to the exclusive OR of the CF bit (after the rotate) and the most-significant bit of the result. For right rotates, the OF flag is set to the exclusive OR of the two most-significant bits of the result.

In 64-bit mode, using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Use of REX.W promotes the first operand to 64 bits and causes the count operand to become a 6-bit counter.

#### IA-32 Architecture Compatibility

The 8086 does not mask the rotation count. However, all other IA-32 processors (starting with the Intel 286 processor) do mask the rotation count to 5 bits, resulting in a maximum count of 31. This masking is done in all operating modes (including the virtual-8086 mode) to reduce the maximum execution time of the instructions.

## Operation

(\* RCL and RCR instructions \*) SIZE  $\leftarrow$  OperandSize; CASE (determine count) OF SIZE  $\leftarrow$  8: tempCOUNT  $\leftarrow$  (COUNT AND 1FH) MOD 9; SIZE  $\leftarrow$  16: tempCOUNT  $\leftarrow$  (COUNT AND 1FH) MOD 17; SIZE  $\leftarrow$  32: tempCOUNT  $\leftarrow$  COUNT AND 1FH;

```
SIZE \leftarrow 64: tempCOUNT \leftarrow COUNT AND 3FH;
ESAC;
(* RCL instruction operation *)
WHILE (tempCOUNT \neq 0)
    DO
         tempCF \leftarrow MSB(DEST);
         DEST \leftarrow (DEST * 2) + CF;
         CF \leftarrow tempCF;
         tempCOUNT \leftarrow tempCOUNT - 1;
    OD;
ELIHW:
IF COUNT = 1
    THEN OF ← MSB(DEST) XOR CF;
    ELSE OF is undefined;
FI;
(* RCR instruction operation *)
IF COUNT = 1
    THEN OF \leftarrow MSB(DEST) XOR CF;
    ELSE OF is undefined:
FI:
WHILE (tempCOUNT \neq 0)
    DO
         tempCF \leftarrow LSB(SRC);
         DEST \leftarrow (DEST / 2) + (CF * 2<sup>SIZE</sup>):
         CF \leftarrow tempCF;
         tempCOUNT \leftarrow tempCOUNT - 1;
    OD;
(* ROL and ROR instructions *)
SIZE \leftarrow OperandSize;
CASE (determine count) OF
    SIZE \leftarrow 8:
                 tempCOUNT \leftarrow (COUNT AND 1FH) MOD 8; (* Mask count before MOD *)
    SIZE \leftarrow 16: tempCOUNT \leftarrow (COUNT AND 1FH) MOD 16;
    SIZE \leftarrow 32: tempCOUNT \leftarrow (COUNT AND 1FH) MOD 32;
    SIZE \leftarrow 64: tempCOUNT \leftarrow (COUNT AND 1FH) MOD 64;
ESAC;
(* ROL instruction operation *)
IF (tempCOUNT > 0) (* Prevents updates to CF *)
    WHILE (tempCOUNT \neq 0)
         DO
```

```
tempCF \leftarrow MSB(DEST);
              DEST \leftarrow (DEST * 2) + tempCF;
              tempCOUNT \leftarrow tempCOUNT - 1;
         OD:
   ELIHW;
   CF \leftarrow LSB(DEST);
   IF COUNT = 1
         THEN OF \leftarrow MSB(DEST) XOR CF;
         ELSE OF is undefined:
   FI;
FI:
(* ROR instruction operation *)
IF tempCOUNT > 0) (* Prevent updates to CF *)
   WHILE (tempCOUNT \neq 0)
         DO
              tempCF \leftarrow LSB(SRC);
              DEST \leftarrow (DEST / 2) + (tempCF * 2<sup>SIZE</sup>);
              tempCOUNT \leftarrow tempCOUNT - 1;
         OD;
   ELIHW:
   CF \leftarrow MSB(DEST);
   IF COUNT = 1
         THEN OF \leftarrow MSB(DEST) XOR MSB – 1(DEST);
         ELSE OF is undefined;
   FI;
FI:
```

## **Flags Affected**

The CF flag contains the value of the bit shifted into it. The OF flag is affected only for single-bit rotates (see "Description" above); it is undefined for multi-bit rotates. The SF, ZF, AF, and PF flags are not affected.

## **Protected Mode Exceptions**

#GP(0)	If the source operand is located in a non-writable segment.
	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	If the DS, ES, FS, or GS register contains a NULL segment selector.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

## **Real-Address Mode Exceptions**

#GP	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS	If a memory operand effective address is outside the SS segment limit.

## Virtual-8086 Mode Exceptions

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code) #AC(0)	If a page fault occurs. If alignment checking is enabled and an unaligned memory reference is made.

## **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

## **64-Bit Mode Exceptions**

If a memory address referencing the SS segment is in a non- canonical form.
If the source operand is located in a nonwritable segment.
If the memory address is in a non-canonical form.
If a page fault occurs.
If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# RCPPS—Compute Reciprocals of Packed Single-Precision Floating-Point Values

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F 53 /r	RCPPS xmm1, xmm2/m128	Valid	Valid	Computes the approximate reciprocals of the packed single-precision floating-point values in <i>xmm2/m128</i> and stores the results in <i>xmm1</i> .

## Description

Performs a SIMD computation of the approximate reciprocals of the four packed single-precision floating-point values in the source operand (second operand) stores the packed single-precision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 10-5 in the *Intel® 64 and IA-32 Architec-tures Software Developer's Manual, Volume 1,* for an illustration of a SIMD single-precision floating-point operation.

The relative error for this approximation is:

|Relative Error|  $\leq 1.5 * 2^{-12}$ 

The RCPPS instruction is not affected by the rounding control bits in the MXCSR register. When a source value is a 0.0, an  $\infty$  of the sign of the source value is returned. A denormal source value is treated as a 0.0 (of the same sign). Tiny results are always flushed to 0.0, with the sign of the operand. (Input values greater than or equal to  $|1.111111111100000000008*2^{125}|$  are guaranteed to not produce tiny results; input values less than or equal to  $|1.000000000110000000018*2^{126}|$  are guaranteed to produce tiny results, which are in turn flushed to 0.0; and input values in between this range may or may not produce tiny results, depending on the implementation.) When a source value is an SNaN or QNaN, the SNaN is converted to a QNaN or the source QNaN is returned.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

## Operation

 $\begin{array}{l} \mathsf{DEST[31:0]} \leftarrow \mathsf{APPROXIMATE(1.0/(SRC[31:0]));} \\ \mathsf{DEST[63:32]} \leftarrow \mathsf{APPROXIMATE(1.0/(SRC[63:32]));} \\ \mathsf{DEST[95:64]} \leftarrow \mathsf{APPROXIMATE(1.0/(SRC[95:64]));} \\ \mathsf{DEST[127:96]} \leftarrow \mathsf{APPROXIMATE(1.0/(SRC[127:96]));} \end{array}$ 

## Intel C/C++ Compiler Intrinsic Equivalent

RCCPS \_\_m128 \_mm\_rcp\_ps(\_\_m128 a)

## SIMD Floating-Point Exceptions

None.

## **Protected Mode Exceptions**

#GP(0)	For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
	If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0)	For an illegal address in the SS segment.
#PF(fault-code)	For a page fault.
#NM	If CR0.TS[bit 3] = 1.
#UD	If CR0.EM[bit 2] = 1.
	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE[bit $25$ ] = 0.

## **Real-Address Mode Exceptions**

#GP(0)	If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM	If CR0.TS[bit 3] = 1.
#UD	If CR0.EM[bit 2] = 1.
	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE[bit $25$ ] = 0.

## Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode #PF(fault-code) For a page fault.

## **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

## **64-Bit Mode Exceptions**

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
	If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#PF(fault-code)	For a page fault.

#NM	If CR0.TS[bit 3] = 1.
#UD	If CRO.EM[bit 2] = $1$ .
	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE[bit $25$ ] = 0.

# RCPSS—Compute Reciprocal of Scalar Single-Precision Floating-Point Values

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
F3 0F 53 /r	RCPSS <i>xmm1,</i> xmm2/m32	Valid	Valid	Computes the approximate reciprocal of the scalar single-precision floating-point value in <i>xmm2/m32</i> and stores the result in <i>xmm1</i> .

## Description

Computes of an approximate reciprocal of the low single-precision floating-point value in the source operand (second operand) and stores the single-precision floating-point result in the destination operand. The source operand can be an XMM register or a 32-bit memory location. The destination operand is an XMM register. The three high-order doublewords of the destination operand remain unchanged. See Figure 10-6 in the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1,* for an illustration of a scalar single-precision floating-point operation.

The relative error for this approximation is:

|Relative Error|  $\leq 1.5 * 2^{-12}$ 

The RCPSS instruction is not affected by the rounding control bits in the MXCSR register. When a source value is a 0.0, an  $\infty$  of the sign of the source value is returned. A denormal source value is treated as a 0.0 (of the same sign). Tiny results are always flushed to 0.0, with the sign of the operand. (Input values greater than or equal to  $|1.11111111100000000008*2^{125}|$  are guaranteed to not produce tiny results; input values less than or equal to  $|1.000000000110000000018*2^{126}|$  are guaranteed to produce tiny results, which are in turn flushed to 0.0; and input values in between this range may or may not produce tiny results, depending on the implementation.) When a source value is an SNaN or QNaN, the SNaN is converted to a QNaN or the source QNaN is returned.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

## Operation

DEST[31:0] ← APPROX (1.0/(SRC[31:0])); (\* DEST[127:32] unchanged \*)

#### Intel C/C++ Compiler Intrinsic Equivalent

RCPSS \_\_m128 \_mm\_rcp\_ss(\_\_m128 a)

## SIMD Floating-Point Exceptions

None.

## **Protected Mode Exceptions**

#GP(0)	For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
#SS(0)	For an illegal address in the SS segment.
#PF(fault-code)	For a page fault.
#NM	If CR0.TS[bit 3] = 1.
#UD	If CR0.EM[bit 2] = 1.
	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE[bit $25$ ] = 0.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

## **Real-Address Mode Exceptions**

GP(0)	If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM	If CR0.TS[bit 3] = 1.
#UD	If CR0.EM[bit 2] = 1.
	If $CR4.OSFXSR[bit 9] = 0.$
	If CPUID.01H: $EDX.SSE[bit 25] = 0.$

## Virtual-8086 Mode Exceptions

Same exceptions as	s in Real Address Mode
#PF(fault-code)	For a page fault.
#AC(0)	For unaligned memory reference.

## **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

## **64-Bit Mode Exceptions**

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
#PF(fault-code)	For a page fault.
#NM	If CR0.TS[bit 3] = 1.

#### INSTRUCTION SET REFERENCE, N-Z

#UD If CR0.EM[bit 2] = 1. If CR4.OSFXSR[bit 9] = 0. If CPUID.01H:EDX.SSE[bit 25] = 0. #AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Opcode*	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F 32	RDMSR	Valid	Valid	Load MSR specified by ECX into EDX:EAX.
REX.W + 0F 32	RDMSR	Valid	N.E.	Load MSR specified by RCX into RDX:RAX.

# **RDMSR**—Read from Model Specific Register

#### NOTES:

\* See IA-32 Architecture Compatibility section below.

## Description

Loads the contents of a 64-bit model specific register (MSR) specified in an index register into registers EDX: EAX. The input value loaded into the index register is the address of the MSR to be read. The EDX register is loaded with the high-order 32 bits of the MSR and the EAX register is loaded with the low-order 32 bits. If fewer than 64 bits are implemented in the MSR being read, the values returned to EDX: EAX in unimplemented bit locations are undefined. In non-64-bit mode, the index register is specified in RCX and the higher 32-bits of RDX and RAX are cleared.

This instruction must be executed at privilege level 0 or in real-address mode; otherwise, a general protection exception #GP(0) will be generated. Specifying a reserved or unimplemented MSR address in ECX will also cause a general protection exception.

The MSRs control functions for testability, execution tracing, performance-monitoring, and machine check errors. Appendix B, "Model-Specific Registers (MSRs)," in the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B*, lists all the MSRs that can be read with this instruction and their addresses. Note that each processor family has its own set of MSRs.

The CPUID instruction should be used to determine whether MSRs are supported (EDX[5]=1) before using this instruction.

## IA-32 Architecture Compatibility

The MSRs and the ability to read them with the RDMSR instruction were introduced into the IA-32 Architecture with the Pentium processor. Execution of this instruction by an IA-32 processor earlier than the Pentium processor results in an invalid opcode exception #UD.

See "Changes to Instruction Behavior in VMX Non-Root Operation" in Chapter 21 of the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B,* for more information about the behavior of this instruction in VMX non-root operation.

## Operation

```
IF 64-Bit Mode and REX.W used

THEN

RAX[31:0] \leftarrow MSR(RCX)[31:0];

RAX[63:32] \leftarrow 0];

RDX[31:0] \leftarrow MSR(RCX)[63:32];

RDX[63:32] \leftarrow 0];

ELSE

(* Non-64-bit modes, 64-bit mode default *)

EDX-EAX \leftarrow MSR[ECX];

FI:
```

## **Flags Affected**

None.

#### **Protected Mode Exceptions**

#GP(0)

If the current privilege level is not 0. If the value in ECX specifies a reserved or unimplemented MSR address.

#### **Real-Address Mode Exceptions**

#GP If the value in ECX specifies a reserved or unimplemented MSR address.

#### Virtual-8086 Mode Exceptions

#GP(0) The RDMSR instruction is not recognized in virtual-8086 mode.

#### **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#### 64-Bit Mode Exceptions

#GP(0) If the current privilege level is not 0. If the value in ECX or RCX specifies a reserved or unimplemented MSR address.

<b>Opcode</b> OF 33	Instruction RDPMC	<b>64-Bit</b> Mode Valid	<b>Compat/</b> Leg Mode Valid	<b>Description</b> Read performance-monitoring counter specified by ECX into EDX:EAX.

## **RDPMC**—Read Performance-Monitoring Counters

## Description

Loads the 40-bit performance-monitoring counter specified in the ECX register into registers EDX: EAX. The EDX register is loaded with the high-order 8 bits of the counter and the EAX register is loaded with the low-order 32 bits. The counter to be read is specified with an unsigned integer placed in the ECX register.

The indices used to specify performance counters are model-specific and may vary by processor implementations. See Table 4-2 for valid indices for each processor family.

Processor Family	CPUID Family/Model/ Other Signatures	Valid PMC Index Range	40-bit Counters
P6	Family 06H	0, 1	0, 1
Pentium <sup>®</sup> 4, Intel <sup>®</sup> Xeon processors	Family 0FH; Model 00H, 01H, 02H	$\geq$ 0 and $\leq$ 17	$\geq$ 0 and $\leq$ 17
Pentium 4, Intel Xeon processors	(Family OFH; Model O3H, O4H, O6H) and (L3 is absent)	$\geq$ 0 and $\leq$ 17	$\geq$ 0 and $\leq$ 17
Pentium M processors	Family 06H, Model 09H, 0DH	0, 1	0, 1
64-bit Intel Xeon processors with L3	(Family OFH; Model O3H, O4H) and (L3 is present)	$\geq$ 0 and $\leq$ 25	$\geq 0$ and $\leq 17$
Intel <sup>®</sup> Core <sup>™</sup> Solo and Intel Core Duo processors, Dual-core Intel Xeon processor LV	Family 06H, Model 0EH	0, 1	0, 1
Intel <sup>®</sup> Core <sup>™</sup> 2 Duo processor, Intel Xeon processor 3000, 5100, 5300 Series - general- purpose PMC	Family 06H, Model 0FH	0, 1	0, 1
Intel Xeon processors 7100 series with L3	(Family OFH; Model 06H) and (L3 is present)	$\geq$ 0 and $\leq$ 25	$\geq 0$ and $\leq 17$

## Table 4-2. Valid Performance Counter Index Range for RDPMC

The Pentium 4 and Intel Xeon processors also support "fast" (32-bit) and "slow" (40-bit) reads on the first 18 performance counters. Selected this option using ECX[bit 31]. If bit 31 is set, RDPMC reads only the low 32 bits of the selected performance counter. If bit 31 is clear, all 40 bits are read. A 32-bit result is returned in EAX and EDX is set to 0. A 32-bit read executes faster on Pentium 4 processors and Intel Xeon processors than a full 40-bit read.

On 64-bit Intel Xeon processors with L3, performance counters with indices 18-25 are 32-bit counters. EDX is cleared after executing RDPMC for these counters. On Intel Xeon processor 7100 series with L3, performance counters with indices 18-25 are also 32-bit counters.

In Intel Core 2 processor family, Intel Xeon processor 3000, 5100, and 5300 series, the fixed-function performance counters are 48-bit wide and can be accessed by RDMPC with ECX between from 8000\_0000H and 8000\_0002H.

When in protected or virtual 8086 mode, the performance-monitoring counters enabled (PCE) flag in register CR4 restricts the use of the RDPMC instruction as follows. When the PCE flag is set, the RDPMC instruction can be executed at any privilege level; when the flag is clear, the instruction can only be executed at privilege level 0. (When in real-address mode, the RDPMC instruction is always enabled.)

The performance-monitoring counters can also be read with the RDMSR instruction, when executing at privilege level 0.

The performance-monitoring counters are event counters that can be programmed to count events such as the number of instructions decoded, number of interrupts received, or number of cache loads. Appendix A, "Performance Monitoring Events," in the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B*, lists the events that can be counted for various processors in the Intel 64 and IA-32 architecture families.

The RDPMC instruction is not a serializing instruction; that is, it does not imply that all the events caused by the preceding instructions have been completed or that events caused by subsequent instructions have not begun. If an exact event count is desired, software must insert a serializing instruction (such as the CPUID instruction) before and/or after the RDPCM instruction.

In the Pentium 4 and Intel Xeon processors, performing back-to-back fast reads are not guaranteed to be monotonic. To guarantee monotonicity on back-to-back reads, a serializing instruction must be placed between the two RDPMC instructions.

The RDPMC instruction can execute in 16-bit addressing mode or virtual-8086 mode; however, the full contents of the ECX register are used to select the counter, and the event count is stored in the full EAX and EDX registers. The RDPMC instruction was introduced into the IA-32 Architecture in the Pentium Pro processor and the Pentium processor with MMX technology. The earlier Pentium processors have performance-monitoring counters, but they must be read with the RDMSR instruction.

In 64-bit mode, RDPMC behavior is unchanged from 32-bit mode. The upper 32 bits of RAX and RDX are cleared.

## Operation

(\* Intel Core 2 Duo processor family and Intel Xeon processor 3000, 5100, 5300 series\*)

```
IF (ECX = 0 or 1) and ((CR4.PCE = 1) or (CPL = 0) or (CR0.PE = 0))

THEN IF (ECX[31] = 1)

EAX \leftarrow IA32_FIXED_CTR(ECX)[30:0];

EDX \leftarrow IA32_FIXED_CTR(ECX)[39:32];

ELSE IF (ECX[30:0] in valid range)

EAX \leftarrow PMC(ECX[30:0])[31:0];

EDX \leftarrow PMC(ECX[30:0])[39:32];

ELSE IF (ECX[31] and ECX[30:0] in valid fixed-counter range)

EAX \leftarrow FIXED_PMC(ECX[30:0])[31:0];

EDX \leftarrow FIXED_PMC(ECX[30:0])[47:32];

ELSE (* ECX is not valid or CR4.PCE is 0 and CPL is 1, 2, or 3 and CR0.PE is 1 *)

#GP(0);

FI;

(* P6 family processors and Pentium processor with MMX technology *)

IF (ECX = 0 or 1) and ((CR4.PCE = 1) or (CPL = 0) or (CR0.PE = 0))
```

```
THEN
         EAX \leftarrow PMC(ECX)[31:0];
         EDX \leftarrow PMC(ECX)[39:32];
   ELSE (* ECX is not 0 or 1 or CR4.PCE is 0 and CPL is 1, 2, or 3 and CR0.PE is 1 *)
         #GP(0);
FI;
(* Processors with CPUID family 15 *)
IF ((CR4.PCE = 1) or (CPL = 0) or (CR0.PE = 0))
   THEN IF (ECX[30:0] = 0:17)
         THEN IF ECX[31] = 0
              THEN IF 64-Bit Mode
                   THEN
                        RAX[31:0] \leftarrow PMC(ECX[30:0])[31:0]; (* 40-bit read *)
                        RAX[63:32] \leftarrow 0;
                        RDX[31:0] \leftarrow PMC(ECX[30:0])[39:32];
                        RDX[63:32] \leftarrow 0;
                   ELSE
                        EAX ← PMC(ECX[30:0])[31:0]; (* 40-bit read *)
                        EDX \leftarrow PMC(ECX[30:0])[39:32];
                   FI:
         ELSE IF ECX[31] = 1
              THEN IF 64-Bit Mode
                   THEN
                        RAX[31:0] \leftarrow PMC(ECX[30:0])[31:0]; (* 32-bit read *)
```

```
RAX[63:32] \leftarrow 0;
                        RDX \leftarrow 0;
                   ELSE
                        EAX ← PMC(ECX[30:0])[31:0]; (* 32-bit read *)
                        EDX \leftarrow 0:
              FI;
         FI:
    ELSE IF (*64-bit Intel Xeon processor with L3 *)
         THEN IF (ECX[30:0] = 18:25)
              EAX ← PMC(ECX[30:0])[31:0]; (* 32-bit read *)
              EDX \leftarrow 0;
         FI:
    ELSE IF (*Intel Xeon processor 7100 series with L3 *)
         THEN IF (ECX[30:0] = 18:25)
              EAX \leftarrow PMC(ECX[30:0])[31:0]; (* 32-bit read *)
              EDX \leftarrow 0;
         FI;
    ELSE (* Invalid PMC index in ECX[30:0], see Table 4-4. *)
         GP(0);
    FI;
ELSE (* CR4.PCE = 0 and (CPL = 1, 2, or 3) and CR0.PE = 1 *)
    #GP(0);
FI:
```

## **Flags Affected**

None.

#### **Protected Mode Exceptions**

#GP(0)
If the current privilege level is not 0 and the PCE flag in the CR4 register is clear.
If an invalid performance counter index is specified (see Table 4-2).
(Pentium 4 and Intel Xeon processors) If the value in ECX[30:0] is not within the valid range.

## **Real-Address Mode Exceptions**

#GP If an invalid performance counter index is specified (see Table 4-2). (Pentium 4 and Intel Xeon processors) If the value in ECX[30:0] is not within the valid range.

#### Virtual-8086 Mode Exceptions

#GP(0)

If the PCE flag in the CR4 register is clear. If an invalid performance counter index is specified (see Table 4-2). (Pentium 4 and Intel Xeon processors) If the value in ECX[30:0]

is not within the valid range.

## **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#### **64-Bit Mode Exceptions**

#GP(0)

If the current privilege level is not 0 and the PCE flag in the CR4 register is clear.

If an invalid performance counter index is specified in ECX[30:0] (see Table 4-2).

# RDTSC—Read Time-Stamp Counter

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F 31	RDTSC	Valid	Valid	Read time-stamp counter into EDX:EAX.

## Description

In legacy, compatibility and default 64-bit mode; loads the current value of the processor's time-stamp counter into the EDX: EAX registers. The time-stamp counter is contained in a 64-bit MSR. The high-order 32 bits of the MSR are loaded into the EDX register, and the low-order 32 bits are loaded into the EAX register.

The processor monotonically increments the time-stamp counter MSR every clock cycle and resets it to 0 whenever the processor is reset. See "Time Stamp Counter" in Chapter 18 of the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B*, for specific details of the time stamp counter behavior.

When in protected or virtual 8086 mode, the time stamp disable (TSD) flag in register CR4 restricts the use of the RDTSC instruction as follows. When the TSD flag is clear, the RDTSC instruction can be executed at any privilege level; when the flag is set, the instruction can only be executed at privilege level 0. (When in real-address mode, the RDTSC instruction is always enabled.)

The time-stamp counter can also be read with the RDMSR instruction, when executing at privilege level 0.

The RDTSC instruction is not a serializing instruction. Thus, it does not necessarily wait until all previous instructions have been executed before reading the counter. Similarly, subsequent instructions may begin execution before the read operation is performed.

This instruction was introduced by the Pentium processor.

In 64-bit mode, RDTSC behavior is unchanged from 32-bit mode. The upper 32 bits of RAX and RDX are cleared.

See "Changes to Instruction Behavior in VMX Non-Root Operation" in Chapter 21 of the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B,* for more information about the behavior of this instruction in VMX non-root operation.

## Operation

IF (CR4.TSD = 0) or (CPL = 0) or (CR0.PE = 0) THEN IF 64-Bit Mode THEN RAX[31:0]  $\leftarrow$  TimeStampCounter[31:0]; RAX[63:32]  $\leftarrow$  0;

```
\label{eq:rescaled} \begin{array}{l} \mathsf{RDX}[31:0] \leftarrow \mathsf{TimeStampCounter}[63:32];\\ \mathsf{RDX}[63:32] \leftarrow 0;\\ \mathsf{ELSE}\\ \mathsf{EDX}:\mathsf{EAX} \leftarrow \mathsf{TimeStampCounter};\\ \mathsf{FI};\\ \mathsf{ELSE}\ (*\ \mathsf{CR4}.\mathsf{TSD}=1\ \mathsf{and}\ (\mathsf{CPL}=1,2,\ \mathsf{or}\ 3)\ \mathsf{and}\ \mathsf{CR0}.\mathsf{PE}=1\ *)\\ \#\mathsf{GP}(0);\\ \mathsf{T}. \end{array}
```

FI;

## **Flags Affected**

None.

## **Protected Mode Exceptions**

#GP(0) If the TSD flag in register CR4 is set and the CPL is greater than 0.

## **Real-Address Mode Exceptions**

None.

## Virtual-8086 Mode Exceptions

#GP(0) If the TSD flag in register CR4 is set.

## **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#### **64-Bit Mode Exceptions**

Same exceptions as in Protected Mode.

# REP/REPE/REPZ/REPNE/REPNZ—Repeat String Operation Prefix

		64-Bit	Compat/	
Opcode	Instruction	Mode	Leg Mode	Description
F3 6C	Rep INS <i>m8</i> , DX	Valid	Valid	Input (E)CX bytes from port DX into ES:[(E)DI].
F3 6C	Rep INS <i>m8</i> , DX	Valid	N.E.	Input RCX bytes from port DX into [RDI].
F3 6D	REP INS <i>m16</i> , DX	Valid	Valid	Input (E)CX words from port DX into ES:[(E)DI.]
F3 6D	REP INS <i>m32</i> , DX	Valid	Valid	Input (E)CX doublewords from port DX into ES:[(E)DI].
F3 6D	REP INS <i>r/m32</i> , DX	Valid	N.E.	Input RCX default size from port DX into [RDI].
F3 A4	REP MOVS <i>m8, m8</i>	Valid	Valid	Move (E)CX bytes from DS:[(E)SI] to ES:[(E)DI].
F3 REX.W A4	REP MOVS <i>m8, m8</i>	Valid	N.E.	Move RCX bytes from [RSI] to [RDI].
F3 A5	REP MOVS m16, m16	Valid	Valid	Move (E)CX words from DS:[(E)SI] to ES:[(E)DI].
F3 A5	REP MOVS <i>m32,</i> <i>m32</i>	Valid	Valid	Move (E)CX doublewords from DS:[(E)SI] to ES:[(E)DI].
F3 REX.W A5	REP MOVS <i>m64,</i> <i>m64</i>	Valid	N.E.	Move RCX quadwords from [RSI] to [RDI].
F3 6E	REP OUTS DX, r/m8	Valid	Valid	Output (E)CX bytes from DS:[(E)SI] to port DX.
F3 REX.W 6E	REP OUTS DX, r/m8*	Valid	N.E.	Output RCX bytes from [RSI] to port DX.
F3 6F	REP OUTS DX, r/m16	Valid	Valid	Output (E)CX words from DS:[(E)SI] to port DX.
F3 6F	REP OUTS DX, <i>r/m32</i>	Valid	Valid	Output (E)CX doublewords from DS:[(E)SI] to port DX.
F3 REX.W 6F	REP OUTS DX, <i>r/m32</i>	Valid	N.E.	Output RCX default size from [RSI] to port DX.
F3 AC	REP LODS AL	Valid	Valid	Load (E)CX bytes from DS:[(E)SI] to AL.
F3 REX.W AC	REP LODS AL	Valid	N.E.	Load RCX bytes from [RSI] to AL.
F3 AD	REP LODS AX	Valid	Valid	Load (E)CX words from DS:[(E)SI] to AX.
F3 AD	REP LODS EAX	Valid	Valid	Load (E)CX doublewords from DS:[(E)SI] to EAX.
F3 REX.W AD	REP LODS RAX	Valid	N.E.	Load RCX quadwords from [RSI] to RAX.

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
F3 AA	REP STOS <i>m</i> 8	Valid	Valid	Fill (E)CX bytes at ES:[(E)DI] with AL.
F3 REX.W AA	REP STOS m8	Valid	N.E.	Fill RCX bytes at [RDI] with AL.
F3 AB	REP STOS m16	Valid	Valid	Fill (E)CX words at ES:[(E)DI] with AX.
F3 AB	REP STOS m32	Valid	Valid	Fill (E)CX doublewords at ES:[(E)DI] with EAX.
F3 REX.W AB	REP STOS m64	Valid	N.E.	Fill RCX quadwords at [RDI] with RAX.
F3 A6	REPE CMPS <i>m8,</i> <i>m8</i>	Valid	Valid	Find nonmatching bytes in ES:[(E)DI] and DS:[(E)SI].
F3 REX.W A6	REPE CMPS <i>m8,</i> <i>m8</i>	Valid	N.E.	Find non-matching bytes in [RDI] and [RSI].
F3 A7	REPE CMPS m16, m16	Valid	Valid	Find nonmatching words in ES:[(E)DI] and DS:[(E)SI].
F3 A7	REPE CMPS <i>m32,</i> <i>m32</i>	Valid	Valid	Find nonmatching doublewords in ES:[(E)DI] and DS:[(E)SI].
F3 REX.W A7	REPE CMPS m64, m64	Valid	N.E.	Find non-matching quadwords in [RDI] and [RSI].
F3 AE	REPE SCAS m8	Valid	Valid	Find non-AL byte starting at ES:[(E)DI].
F3 REX.W AE	REPE SCAS m8	Valid	N.E.	Find non-AL byte starting at [RDI].
F3 AF	REPE SCAS m16	Valid	Valid	Find non-AX word starting at ES:[(E)DI].
F3 AF	REPE SCAS m32	Valid	Valid	Find non-EAX doubleword starting at ES:[(E)DI].
F3 REX.W AF	REPE SCAS m64	Valid	N.E.	Find non-RAX quadword starting at [RDI].
F2 A6	Repne CMPS <i>m8,</i> <i>m8</i>	Valid	Valid	Find matching bytes in ES:[(E)DI] and DS:[(E)SI].
F2 REX.W A6	Repne CMPS <i>m8,</i> <i>m8</i>	Valid	N.E.	Find matching bytes in [RDI] and [RSI].
F2 A7	REPNE CMPS m16, m16	Valid	Valid	Find matching words in ES:[(E)DI] and DS:[(E)SI].
F2 A7	REPNE CMPS <i>m32,</i> <i>m32</i>	Valid	Valid	Find matching doublewords in ES:[(E)DI] and DS:[(E)SI].
F2 REX.W A7	REPNE CMPS m64, m64	Valid	N.E.	Find matching doublewords in [RDI] and [RSI].

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
F2 AE	REPNE SCAS m8	Valid	Valid	Find AL, starting at ES:[(E)DI].
F2 REX.W AE	REPNE SCAS m8	Valid	N.E.	Find AL, starting at [RDI].
F2 AF	REPNE SCAS m16	Valid	Valid	Find AX, starting at ES:[(E)DI].
F2 AF	REPNE SCAS m32	Valid	Valid	Find EAX, starting at ES:[(E)DI].
F2 REX.W AF	REPNE SCAS m64	Valid	N.E.	Find RAX, starting at [RDI].

#### NOTES:

\* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

## Description

Repeats a string instruction the number of times specified in the count register or until the indicated condition of the ZF flag is no longer met. The REP (repeat), REPE (repeat while equal), REPNE (repeat while not equal), REPZ (repeat while zero), and REPNZ (repeat while not zero) mnemonics are prefixes that can be added to one of the string instructions. The REP prefix can be added to the INS, OUTS, MOVS, LODS, and STOS instructions, and the REPE, REPNE, REPZ, and REPNZ prefixes can be added to the CMPS and SCAS instructions. (The REPZ and REPNZ prefixes are synonymous forms of the REPE and REPNE prefixes, respectively.) The behavior of the REP prefix is undefined when used with non-string instructions.

The REP prefixes apply only to one string instruction at a time. To repeat a block of instructions, use the LOOP instruction or another looping construct. All of these repeat prefixes cause the associated instruction to be repeated until the count in register is decremented to 0. See Table 4-3.

Repeat Prefix	Termination Condition 1*	Termination Condition 2
REP	RCX or (E)CX = 0	None
REPE/REPZ	RCX or (E)CX = 0	ZF = 0
REPNE/REPNZ	RCX or (E)CX = 0	ZF = 1

## Table 4-3. Repeat Prefixes

**NOTES:** 

\* Count register is CX, ECX or RCX by default, depending on attributes of the operating modes. In 64-bit mode, if default operation size is 32 bits, the count register becomes RCX when a REX.W prefix is used.

The REPE, REPNE, REPZ, and REPNZ prefixes also check the state of the ZF flag after each iteration and terminate the repeat loop if the ZF flag is not in the specified state. When both termination conditions are tested, the cause of a repeat termination can

be determined either by testing the count register with a JECXZ instruction or by testing the ZF flag (with a JZ, JNZ, or JNE instruction).

When the REPE/REPZ and REPNE/REPNZ prefixes are used, the ZF flag does not require initialization because both the CMPS and SCAS instructions affect the ZF flag according to the results of the comparisons they make.

A repeating string operation can be suspended by an exception or interrupt. When this happens, the state of the registers is preserved to allow the string operation to be resumed upon a return from the exception or interrupt handler. The source and destination registers point to the next string elements to be operated on, the EIP register points to the string instruction, and the ECX register has the value it held following the last successful iteration of the instruction. This mechanism allows long string operations to proceed without affecting the interrupt response time of the system.

When a fault occurs during the execution of a CMPS or SCAS instruction that is prefixed with REPE or REPNE, the EFLAGS value is restored to the state prior to the execution of the instruction. Since the SCAS and CMPS instructions do not use EFLAGS as an input, the processor can resume the instruction after the page fault handler.

Use the REP INS and REP OUTS instructions with caution. Not all I/O ports can handle the rate at which these instructions execute. Note that a REP STOS instruction is the fastest way to initialize a large block of memory.

In 64-bit mode, default operation size is 32 bits. The default count register is RCX for REP INS and REP OUTS; it is ECX for other instructions. REX.W does not promote operation to 64-bit for REP INS and REP OUTS. However, using a REX prefix in the form of REX.W does promote operation to 64-bit operands for other REP/REPNE/REPZ/REPNZ instructions. See the summary chart at the beginning of this section for encoding data and limits.

#### Operation

```
IF AddressSize = 16

THEN

Use CX for CountReg;

ELSE IF AddressSize = 64 and REX.W used

THEN Use RCX for CountReg; FI;

ELSE

Use ECX for CountReg;

FI;

WHILE CountReg \neq 0

D0

Service pending interrupts (if any);

Execute associated string instruction;

CountReg \leftarrow (CountReg - 1);

IF CountReg = 0
```

THEN exit WHILE loop; FI; IF (Repeat prefix is REPZ or REPE) and (ZF = 0) or (Repeat prefix is REPNZ or REPNE) and (ZF = 1) THEN exit WHILE loop; FI;

OD;

#### **Flags Affected**

None; however, the CMPS and SCAS instructions do set the status flags in the EFLAGS register.

### **Exceptions (All Operating Modes)**

None; however, exceptions can be generated by the instruction a repeat prefix is associated with.

#### **64-Bit Mode Exceptions**

#GP(0) If the memory address is in a non-canonical form.

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
C3	RET	Valid	Valid	Near return to calling procedure.
CB	RET	Valid	Valid	Far return to calling procedure.
C2 iw	RET imm16	Valid	Valid	Near return to calling procedure and pop <i>imm16</i> bytes from stack.
CA iw	RET imm16	Valid	Valid	Far return to calling procedure and pop imm16 bytes from stack.

# **RET**—Return from Procedure

### Description

Transfers program control to a return address located on the top of the stack. The address is usually placed on the stack by a CALL instruction, and the return is made to the instruction that follows the CALL instruction.

The optional source operand specifies the number of stack bytes to be released after the return address is popped; the default is none. This operand can be used to release parameters from the stack that were passed to the called procedure and are no longer needed. It must be used when the CALL instruction used to switch to a new procedure uses a call gate with a non-zero word count to access the new procedure. Here, the source operand for the RET instruction must specify the same number of bytes as is specified in the word count field of the call gate.

The RET instruction can be used to execute three different types of returns:

- Near return—A return to a calling procedure within the current code segment (the segment currently pointed to by the CS register), sometimes referred to as an intrasegment return.
- Far return—A return to a calling procedure located in a different segment than the current code segment, sometimes referred to as an intersegment return.
- Inter-privilege-level far return—A far return to a different privilege level than that of the currently executing program or procedure.

The inter-privilege-level return type can only be executed in protected mode. See the section titled "Calling Procedures Using Call and RET" in Chapter 6 of the *Intel® 64* and *IA-32 Architectures Software Developer's Manual, Volume 1,* for detailed information on near, far, and inter-privilege-level returns.

When executing a near return, the processor pops the return instruction pointer (offset) from the top of the stack into the EIP register and begins program execution at the new instruction pointer. The CS register is unchanged.

When executing a far return, the processor pops the return instruction pointer from the top of the stack into the EIP register, then pops the segment selector from the top of the stack into the CS register. The processor then begins program execution in the new code segment at the new instruction pointer. The mechanics of an inter-privilege-level far return are similar to an intersegment return, except that the processor examines the privilege levels and access rights of the code and stack segments being returned to determine if the control transfer is allowed to be made. The DS, ES, FS, and GS segment registers are cleared by the RET instruction during an inter-privilege-level return if they refer to segments that are not allowed to be accessed at the new privilege level. Since a stack switch also occurs on an inter-privilege level return, the ESP and SS registers are loaded from the stack.

If parameters are passed to the called procedure during an inter-privilege level call, the optional source operand must be used with the RET instruction to release the parameters on the return. Here, the parameters are released both from the called procedure's stack and the calling procedure's stack (that is, the stack being returned to).

In 64-bit mode, the default operation size of this instruction is the stack size, i.e. 64 bits.

#### Operation

```
(* Near return *)
IF instruction = Near return
   THEN:
        IF OperandSize = 32
              THEN
                  IF top 4 bytes of stack not within stack limits
                       THEN #SS(0); FI;
                  EIP \leftarrow Pop();
             ELSE
                  IF OperandSize = 64
                       THEN
                             IF top 8 bytes of stack not within stack limits
                                  THEN #SS(0); FI;
                             RIP \leftarrow Pop();
                       ELSE (* OperandSize = 16 *)
                             IF top 2 bytes of stack not within stack limits
                                  THEN #SS(0); FI;
                             tempEIP \leftarrow Pop();
                             tempEIP ← tempEIP AND 0000FFFFH;
                             IF tempEIP not within code segment limits
                                  THEN #GP(0); FI;
                             EIP \leftarrow tempEIP;
                  FI:
        FI:
```

```
IF instruction has immediate operand
         THEN IF StackAddressSize = 32
              THEN
                  ESP \leftarrow ESP + SRC; (* Release parameters from stack *)
              ELSE
                  IF StackAddressSize = 64
                       THEN
                             RSP \leftarrow RSP + SRC; (* Release parameters from stack *)
                       ELSE (* StackAddressSize = 16 *)
                            SP \leftarrow SP + SRC; (* Release parameters from stack *)
                  FI;
        FI:
   FI;
FI:
(* Real-address mode or virtual-8086 mode *)
IF ((PE = 0) or (PE = 1 AND VM = 1)) and instruction = far return
   THEN
         IF OperandSize = 32
              THEN
                  IF top 12 bytes of stack not within stack limits
                       THEN #SS(0); FI;
                  EIP \leftarrow Pop();
                  CS \leftarrow Pop(); (* 32-bit pop, high-order 16 bits discarded *)
              ELSE (* OperandSize = 16 *)
                  IF top 6 bytes of stack not within stack limits
                       THEN #SS(0); FI;
                  tempEIP \leftarrow Pop();
                  tempEIP \leftarrow tempEIP AND 0000FFFFH;
                  IF tempEIP not within code segment limits
                       THEN #GP(0); FI;
                  EIP \leftarrow tempEIP;
                  CS \leftarrow Pop(); (* 16-bit pop *)
        FI;
   IF instruction has immediate operand
         THEN
              SP \leftarrow SP + (SRC AND FFFFH); (* Release parameters from stack *)
   FI;
FI:
(* Protected mode, not virtual-8086 mode *)
IF (PE = 1 and VM = 0 and IA32 EFER.LMA = 0) and instruction = far RET
   THEN
```

```
IF OperandSize = 32
             THFN
                  IF second doubleword on stack is not within stack limits
                      THEN #SS(0); FI;
             ELSE (* OperandSize = 16 *)
                  IF second word on stack is not within stack limits
                      THEN #SS(0): FI:
        FI:
   IF return code segment selector is NULL
        THEN #GP(0); FI;
   IF return code segment selector addresses descriptor beyond descriptor table limit
        THEN #GP(selector); FI;
   Obtain descriptor to which return code segment selector points from descriptor table;
   IF return code segment descriptor is not a code segment
        THEN #GP(selector); FI;
   IF return code segment selector RPL < CPL
        THEN #GP(selector); FI;
   IF return code segment descriptor is conforming
   and return code segment DPL > return code segment selector RPL
        THEN #GP(selector); FI;
   IF return code segment descriptor is non-conforming and return code
   segment DPL \neq return code segment selector RPL
        THEN #GP(selector); FI;
   IF return code segment descriptor is not present
        THEN #NP(selector); FI:
   IF return code segment selector RPL > CPL
        THEN GOTO RETURN-OUTER-PRIVILEGE-LEVEL;
        ELSE GOTO RETURN-TO-SAME-PRIVILEGE-LEVEL;
   FI:
FI:
RETURN-SAME-PRIVILEGE-LEVEL:
   IF the return instruction pointer is not within ther return code segment limit
        THEN #GP(0); FI;
   IF OperandSize = 32
        THEN
             EIP \leftarrow Pop();
             CS \leftarrow Pop(); (* 32-bit pop, high-order 16 bits discarded *)
             ESP \leftarrow ESP + SRC; (* Release parameters from stack *)
        ELSE (* OperandSize = 16 *)
             EIP \leftarrow Pop();
             EIP ← EIP AND 0000FFFFH;
             CS \leftarrow Pop(); (* 16-bit pop *)
             ESP \leftarrow ESP + SRC; (* Release parameters from stack *)
```

FI;

```
RETURN-OUTER-PRIVILEGE-LEVEL:
   IF top (16 + SRC) bytes of stack are not within stack limits (OperandSize = 32)
   or top (8 + SRC) bytes of stack are not within stack limits (OperandSize = 16)
              THEN #SS(0); FI;
   Read return segment selector;
   IF stack segment selector is NULL
        THEN #GP(0); FI;
   IF return stack segment selector index is not within its descriptor table limits
        THEN #GP(selector); FI;
   Read segment descriptor pointed to by return segment selector;
   IF stack segment selector RPL \neq RPL of the return code segment selector
   or stack segment is not a writable data segment
   or stack segment descriptor DPL \neq RPL of the return code segment selector
              THEN #GP(selector); FI;
   IF stack segment not present
        THEN #SS(StackSegmentSelector); FI;
   IF the return instruction pointer is not within the return code segment limit
        THEN #GP(0); FI;
   CPL \leftarrow ReturnCodeSegmentSelector(RPL);
   IF OperandSize = 32
        THEN
              EIP \leftarrow Pop();
              CS \leftarrow Pop(); (* 32-bit pop, high-order 16 bits discarded; segment descriptor
              information also loaded *)
              CS(RPL) \leftarrow CPL;
              ESP \leftarrow ESP + SRC; (* Release parameters from called procedure's stack *)
              tempESP \leftarrow Pop();
              tempSS \leftarrow Pop(); (* 32-bit pop, high-order 16 bits discarded; segment
              descriptor information also loaded *)
              ESP \leftarrow tempESP;
              SS \leftarrow tempSS;
        ELSE (* OperandSize = 16 *)
              EIP \leftarrow Pop();
              EIP ← EIP AND 0000FFFFH;
              CS \leftarrow Pop(); (* 16-bit pop; segment descriptor information also loaded *)
              CS(RPL) \leftarrow CPL;
              ESP \leftarrow ESP + SRC; (* Release parameters from called procedure's stack *)
              tempESP \leftarrow Pop();
              tempSS \leftarrow Pop(); (* 16-bit pop; segment descriptor information also loaded *)
              ESP \leftarrow tempESP;
              SS \leftarrow tempSS;
```

```
FI;
   FOR each of segment register (ES, FS, GS, and DS)
        DO
             IF segment register points to data or non-conforming code segment
             and CPL > segment descriptor DPL (* DPL in hidden part of segment register *)
                 THEN SegmentSelector \leftarrow 0; (* Segment selector invalid *)
            FI:
        OD:
   For each of ES, FS, GS, and DS
        DO
             IF segment selector index is not within descriptor table limits
             or segment descriptor indicates the segment is not a data or
             readable code segment
             or if the segment is a data or non-conforming code segment
             and the segment descriptor's DPL < CPL or RPL of code segment's
             seament selector
                 THEN SegmentSelector \leftarrow 0; (* Segment selector invalid *)
        OD;
   ESP \leftarrow ESP + SRC; (* Release parameters from calling procedure's stack *)
(* IA-32e Mode *)
   IF (PE = 1 and VM = 0 and IA32_EFER.LMA = 1) and instruction = far RET
        THEN
             IF OperandSize = 32
                 THEN
                      IF second doubleword on stack is not within stack limits
                           THEN #SS(0); FI;
                      IF first or second doubleword on stack is not in canonical space
                           THEN #SS(0); FI;
                 ELSE
                      IF OperandSize = 16
                           THEN
                                IF second word on stack is not within stack limits
                                     THEN #SS(0); FI;
                                IF first or second word on stack is not in canonical space
                                     THEN #SS(0); FI;
                           ELSE (* OperandSize = 64 *)
                                IF first or second quadword on stack is not in canonical space
                                     THEN #SS(0); FI;
                      FI
             FI;
        IF return code segment selector is NULL
```

```
THEN GP(0); FI;
        IF return code segment selector addresses descriptor beyond descriptor table limit
             THEN GP(selector); FI;
        IF return code segment selector addresses descriptor in non-canonical space
             THEN GP(selector); FI;
        Obtain descriptor to which return code segment selector points from descriptor table;
        IF return code segment descriptor is not a code segment
             THEN #GP(selector); FI;
        IF return code segment descriptor has L-bit = 1 and D-bit = 1
             THEN #GP(selector); FI;
        IF return code segment selector RPL < CPL
             THEN #GP(selector); FI;
        IF return code segment descriptor is conforming
        and return code segment DPL > return code segment selector RPL
             THEN #GP(selector); FI;
        IF return code segment descriptor is non-conforming
        and return code segment DPL \neq return code segment selector RPL
             THEN #GP(selector); FI;
        IF return code segment descriptor is not present
             THEN #NP(selector); FI:
        IF return code segment selector RPL > CPL
             THEN GOTO IA-32E-MODE-RETURN-OUTER-PRIVILEGE-LEVEL;
             ELSE GOTO IA-32E-MODE-RETURN-SAME-PRIVILEGE-LEVEL:
        FI;
   FI;
IA-32E-MODE-RETURN-SAME-PRIVILEGE-LEVEL:
IF the return instruction pointer is not within the return code segment limit
   THEN #GP(0); FI;
IF the return instruction pointer is not within canonical address space
   THEN #GP(0); FI;
IF OperandSize = 32
   THEN
        EIP \leftarrow Pop();
        CS \leftarrow Pop(); (* 32-bit pop, high-order 16 bits discarded *)
        ESP \leftarrow ESP + SRC; (* Release parameters from stack *)
   ELSE
        IF OperandSize = 16
             THEN
                 EIP \leftarrow Pop();
                 EIP ← EIP AND 0000FFFFH:
                 CS \leftarrow Pop(); (* 16-bit pop *)
                 ESP \leftarrow ESP + SRC; (* Release parameters from stack *)
```

```
\begin{array}{l} \mbox{ELSE (* OperandSize} = 64 *) \\ \mbox{RIP} \leftarrow \mbox{Pop();} \\ \mbox{CS} \leftarrow \mbox{Pop(); (* 64-bit pop, high-order 48 bits discarded *)} \\ \mbox{ESP} \leftarrow \mbox{ESP} + \mbox{SRC; (* Release parameters from stack *)} \\ \mbox{FI;} \end{array}
```

FI;

```
IA-32E-MODE-RETURN-OUTER-PRIVILEGE-LEVEL:
```

```
IF top (16 + SRC) bytes of stack are not within stack limits (OperandSize = 32)
or top (8 + SRC) bytes of stack are not within stack limits (OperandSize = 16)
   THEN #SS(0); FI;
IF top (16 + SRC) bytes of stack are not in canonical address space (OperandSize = 32)
or top (8 + SRC) bytes of stack are not in canonical address space (OperandSize = 16)
or top (32 + SRC) bytes of stack are not in canonical address space (OperandSize = 64)
   THEN #SS(0); FI;
Read return stack segment selector;
IF stack segment selector is NULL
   THEN
        IF new CS descriptor L-bit = 0
             THEN #GP(selector);
        IF stack segment selector RPL = 3
             THEN #GP(selector);
FI:
IF return stack segment descriptor is not within descriptor table limits
        THEN #GP(selector); FI;
IF return stack segment descriptor is in non-canonical address space
        THEN #GP(selector); FI;
Read segment descriptor pointed to by return segment selector;
IF stack segment selector RPL \neq RPL of the return code segment selector
or stack segment is not a writable data segment
or stack segment descriptor DPL \neq RPL of the return code segment selector
   THEN #GP(selector); FI;
IF stack segment not present
   THEN #SS(StackSegmentSelector); FI;
IF the return instruction pointer is not within the return code segment limit
   THEN #GP(0); FI:
IF the return instruction pointer is not within canonical address space
   THEN #GP(0); FI;
CPL \leftarrow ReturnCodeSegmentSelector(RPL);
IF OperandSize = 32
   THEN
        EIP \leftarrow Pop();
        CS \leftarrow Pop(); (* 32-bit pop, high-order 16 bits discarded, segment descriptor
```

```
information also loaded *)
         CS(RPL) \leftarrow CPL;
         ESP \leftarrow ESP + SRC; (* Release parameters from called procedure's stack *)
         tempESP \leftarrow Pop();
         tempSS \leftarrow Pop(); (* 32-bit pop, high-order 16 bits discarded, segment descriptor
         information also loaded *)
         ESP \leftarrow tempESP:
         SS \leftarrow tempSS;
   ELSE
         IF OperandSize = 16
              THEN
                   EIP \leftarrow Pop();
                   EIP ← EIP AND 0000FFFFH;
                   CS \leftarrow Pop(); (* 16-bit pop; segment descriptor information also loaded *)
                   CS(RPL) \leftarrow CPL;
                   ESP \leftarrow ESP + SRC; (* release parameters from called
                   procedure's stack *)
                   tempESP \leftarrow Pop();
                   tempSS \leftarrow Pop(); (* 16-bit pop; segment descriptor information loaded *)
                   ESP \leftarrow tempESP;
                   SS \leftarrow tempSS:
              ELSE (* OperandSize = 64 *)
                   RIP \leftarrow Pop();
                   CS \leftarrow Pop(); (* 64-bit pop; high-order 48 bits discarded; segment
                   descriptor information loaded *)
                   CS(RPL) \leftarrow CPL;
                   ESP \leftarrow ESP + SRC; (* Release parameters from called procedure's
                   stack *)
                   tempESP \leftarrow Pop();
                   tempSS \leftarrow Pop(); (* 64-bit pop; high-order 48 bits discarded; segment
                   descriptor information also loaded *)
                   ESP \leftarrow tempESP;
                   SS \leftarrow tempSS;
         FI:
FOR each of segment register (ES, FS, GS, and DS)
   DO
         IF segment register points to data or non-conforming code segment
         and CPL > segment descriptor DPL; (* DPL in hidden part of segment register *)
              THEN SegmentSelector \leftarrow 0: (* SegmentSelector invalid *)
         FI:
```

OD;

FI:

#### For each of ES, FS, GS, and DS

DO

IF segment selector index is not within descriptor table limits

or segment descriptor indicates the segment is not a data or readable code segment or if the segment is a data or non-conforming code segment

and the segment descriptor's DPL < CPL or RPL of code segment's segment selector THEN SegmentSelector  $\leftarrow$  0; (\* SegmentSelector invalid \*)

OD;

ESP ESP + SRC; (\* Release parameters from calling procedure's stack \*)

### **Flags Affected**

None.

#### **Protected Mode Exceptions**

	<ul> <li>International statements and statements</li> </ul>
#GP(0)	If the return code or stack segment selector NULL.
	If the return instruction pointer is not within the return code segment limit
#GP(selector)	If the RPL of the return code segment selector is less then the CPL.
	If the return code or stack segment selector index is not within its descriptor table limits.
	If the return code segment descriptor does not indicate a code segment.
	If the return code segment is non-conforming and the segment selector's DPL is not equal to the RPL of the code segment's segment selector
	If the return code segment is conforming and the segment selector's DPL greater than the RPL of the code segment's segment selector
	If the stack segment is not a writable data segment.
	If the stack segment selector RPL is not equal to the RPL of the return code segment selector.
	If the stack segment descriptor DPL is not equal to the RPL of the return code segment selector.
#SS(0)	If the top bytes of stack are not within stack limits.
	If the return stack segment is not present.
#NP(selector)	If the return code segment is not present.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If an unaligned memory access occurs when the CPL is 3 and alignment checking is enabled.

### Real-Address Mode Exceptions

#GP	If the return instruction pointer is not within the return code segment limit
	Segment mint
#SS	If the top bytes of stack are not within stack limits.

#### Virtual-8086 Mode Exceptions

#GP(0)	If the return instruction pointer is not within the return code segment limit
#SS(0)	If the top bytes of stack are not within stack limits.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If an unaligned memory access occurs when alignment checking is enabled.

### **Compatibility Mode Exceptions**

Same as 64-bit mode exceptions.

### **64-Bit Mode Exceptions**

#GP(0)	If the return instruction pointer is non-canonical.
	If the return instruction pointer is not within the return code segment limit.
	If the stack segment selector is NULL going back to compatibility mode.
	If the stack segment selector is NULL going back to CPL3 64-bit mode.
	If a NULL stack segment selector RPL is not equal to CPL going back to non-CPL3 64-bit mode.
	If the return code segment selector is NULL.
#GP(selector)	If the proposed segment descriptor for a code segment does not indicate it is a code segment.
	If the proposed new code segment descriptor has both the D-bit and L-bit set.
	If the DPL for a nonconforming-code segment is not equal to the RPL of the code segment selector.
	If CPL is greater than the RPL of the code segment selector.
	If the DPL of a conforming-code segment is greater than the return code segment selector RPL.
	If a segment selector index is outside its descriptor table limits.
	If a segment descriptor memory address is non-canonical.
	If the stack segment is not a writable data segment.

	If the stack segment descriptor DPL is not equal to the RPL of the return code segment selector.
	If the stack segment selector RPL is not equal to the RPL of the return code segment selector.
#SS(0)	If an attempt to pop a value off the stack violates the SS limit.
	If an attempt to pop a value off the stack causes a non-canonical address to be referenced.
#NP(selector)	If the return code or stack segment is not present.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

<b>RSM</b> —Resume	from System	Management Mode
--------------------	-------------	-----------------

<b>Opcode</b> OF AA	Instruction RSM	Non- SMM Mode Invalid	<b>SMM Mode</b> Valid	<b>Description</b> Resume operation of interrupted
				program.

### Description

Returns program control from system management mode (SMM) to the application program or operating-system procedure that was interrupted when the processor received an SMM interrupt. The processor's state is restored from the dump created upon entering SMM. If the processor detects invalid state information during state restoration, it enters the shutdown state. The following invalid information can cause a shutdown:

- Any reserved bit of CR4 is set to 1.
- Any illegal combination of bits in CR0, such as (PG=1 and PE=0) or (NW=1 and CD=0).
- (Intel Pentium and Intel486<sup>™</sup> processors only.) The value stored in the state dump base field is not a 32-KByte aligned address.

The contents of the model-specific registers are not affected by a return from SMM.

The SMM state map used by RSM supports resuming processor context for non-64-bit modes and 64-bit mode.

See Chapter 24, "System Management," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B, for more information about SMM and the behavior of the RSM instruction.

#### Operation

```
ReturnFromSMM;

IF (IA-32e mode supported)

THEN

ProcessorState ← Restore(SMMDump(IA-32e SMM STATE MAP));

Else

ProcessorState ← Restore(SMMDump(Non-32-Bit-Mode SMM STATE MAP));

FI
```

#### **Flags Affected**

All.

#### **Protected Mode Exceptions**

#UD

If an attempt is made to execute this instruction when the processor is not in SMM.

#### **Real-Address Mode Exceptions**

Same exceptions as in Protected Mode.

#### Virtual-8086 Mode Exceptions

Same exceptions as in Protected Mode.

#### **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#### **64-Bit Mode Exceptions**

Same exceptions as in Protected Mode.

# RSQRTPS—Compute Reciprocals of Square Roots of Packed Single-Precision Floating-Point Values

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F 52 /r	RSQRTPS xmm1, xmm2/m128	Valid	Valid	Computes the approximate reciprocals of the square roots of the packed single-precision floating-point values in <i>xmm2/m128</i> and stores the results in <i>xmm1</i> .

#### Description

Performs a SIMD computation of the approximate reciprocals of the square roots of the four packed single-precision floating-point values in the source operand (second operand) and stores the packed single-precision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 10-5 in the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1,* for an illustration of a SIMD single-precision floating-point operation.

The relative error for this approximation is:

|Relative Error|  $\leq 1.5 * 2^{-12}$ 

The RSQRTPS instruction is not affected by the rounding control bits in the MXCSR register. When a source value is a 0.0, an  $\infty$  of the sign of the source value is returned. A denormal source value is treated as a 0.0 (of the same sign). When a source value is a negative value (other than –0.0), a floating-point indefinite is returned. When a source value is an SNaN or QNaN, the SNaN is converted to a QNaN or the source QNaN is returned.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

#### Operation

#### Intel C/C++ Compiler Intrinsic Equivalent

RSQRTPS \_\_m128 \_mm\_rsqrt\_ps(\_\_m128 a)

#### SIMD Floating-Point Exceptions

None.

#### **Protected Mode Exceptions**

#GP(0)	For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
	If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0)	For an illegal address in the SS segment.
#PF(fault-code)	For a page fault.
#NM	If CR0.TS[bit 3] = 1.
#UD	If CR0.EM[bit 2] = 1.
	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE[bit $25$ ] = 0.

#### **Real-Address Mode Exceptions**

If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
If any part of the operand lies outside the effective address space from 0 to FFFFH.
If CR0.TS[bit 3] = 1.
If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H: EDX.SSE[bit $25$ ] = 0.

### Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode #PF(fault-code) For a page fault.

### **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#### **64-Bit Mode Exceptions**

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
	If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#PF(fault-code)	For a page fault.

#NM	If CR0.TS[bit 3] = 1.
#UD	If CRO.EM[bit 2] = $1$ .
	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE[bit $25$ ] = 0.

## RSQRTSS—Compute Reciprocal of Square Root of Scalar Single-Precision Floating-Point Value

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
F3 0F 52 /r	RSQRTSS xmm1, xmm2/m32	Valid	Valid	Computes the approximate reciprocal of the square root of the low single-precision floating-point value in <i>xmm2/m32</i> and stores the results in <i>xmm1</i> .

#### Description

Computes an approximate reciprocal of the square root of the low single-precision floating-point value in the source operand (second operand) stores the single-precision floating-point result in the destination operand. The source operand can be an XMM register or a 32-bit memory location. The destination operand is an XMM register. The three high-order doublewords of the destination operand remain unchanged. See Figure 10-6 in the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1,* for an illustration of a scalar single-precision floating-point operation.

The relative error for this approximation is:

|Relative Error|  $\leq 1.5 * 2^{-12}$ 

The RSQRTSS instruction is not affected by the rounding control bits in the MXCSR register. When a source value is a 0.0, an  $\infty$  of the sign of the source value is returned. A denormal source value is treated as a 0.0 (of the same sign). When a source value is a negative value (other than –0.0), a floating-point indefinite is returned. When a source value is an SNaN or QNaN, the SNaN is converted to a QNaN or the source QNaN is returned.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

#### Operation

DEST[31:0]  $\leftarrow$  APPROXIMATE(1.0/SQRT(SRC[31:0])); (\* DEST[127:32] unchanged \*)

#### Intel C/C++ Compiler Intrinsic Equivalent

RSQRTSS \_\_m128 \_mm\_rsqrt\_ss(\_\_m128 a)

### SIMD Floating-Point Exceptions

None.

### **Protected Mode Exceptions**

#GP(0)	For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
#SS(0)	For an illegal address in the SS segment.
#PF(fault-code)	For a page fault.
#NM	If CR0.TS[bit 3] = 1.
#UD	If CRO.EM[bit 2] = 1.
	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE[bit $25$ ] = 0.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

### **Real-Address Mode Exceptions**

GP(0)	If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM	If CR0.TS[bit 3] = 1.
#UD	If CR0.EM[bit 2] = 1.
	If $CR4.OSFXSR[bit 9] = 0.$
	If CPUID.01H: EDX.SSE[bit $25$ ] = 0.

### Virtual-8086 Mode Exceptions

Same exceptions as	s in Real Address Mode
#PF(fault-code)	For a page fault.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made.

### **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

### **64-Bit Mode Exceptions**

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
#PF(fault-code)	For a page fault.
#NM	If CR0.TS[bit 3] = 1.

#### INSTRUCTION SET REFERENCE, N-Z

#UD If CR0.EM[bit 2] = 1. If CR4.OSFXSR[bit 9] = 0. If CPUID.01H:EDX.SSE[bit 25] = 0. #AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# SAHF—Store AH into Flags

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
9E	SAHF	Invalid*	Valid	Loads SF, ZF, AF, PF, and CF from AH into EFLAGS register.

#### NOTE:

\* Valid in specific steppings. See Description section.

#### Description

Loads the SF, ZF, AF, PF, and CF flags of the EFLAGS register with values from the corresponding bits in the AH register (bits 7, 6, 4, 2, and 0, respectively). Bits 1, 3, and 5 of register AH are ignored; the corresponding reserved bits (1, 3, and 5) in the EFLAGS register remain as shown in the "Operation" section below.

This instruction executes as described above in compatibility mode and legacy mode. It is valid in 64-bit mode only if CPUID.80000001H: ECX.LAHF-SAHF[bit 0] = 1.

#### Operation

```
IF IA-64 Mode

THEN

IF CPUID.80000001.ECX[0] = 1;

THEN

RFLAGS(SF:ZF:0:AF:0:PF:1:CF) ← AH;

ELSE

#UD;

FI

ELSE

EFLAGS(SF:ZF:0:AF:0:PF:1:CF) ← AH;

FI;
```

. .,

#### **Flags Affected**

The SF, ZF, AF, PF, and CF flags are loaded with values from the AH register. Bits 1, 3, and 5 of the EFLAGS register are unaffected, with the values remaining 1, 0, and 0, respectively.

#### Protected Mode Exceptions

None.

#### **Real-Address Mode Exceptions**

None.

### Virtual-8086 Mode Exceptions

None.

### **Compatibility Mode Exceptions**

None.

### **64-Bit Mode Exceptions**

#UD If CPUID.80000001.ECX[0] = 0.

# SAL/SAR/SHL/SHR—Shift

REX + D2 /4SAL $r/m8^{**}$ , CLValidN.E.Multiply $r/m8$ by 2, CL timesCO /4 ibSAL $r/m8$ , imm8ValidValidMultiply $r/m8$ by 2, imm8REX + CO /4 ibSAL $r/m8^{**}$ , imm8ValidN.E.Multiply $r/m8$ by 2, imm8D1 /4SAL $r/m16$ , 1ValidValidMultiply $r/m16$ by 2, once.D3 /4SAL $r/m16$ , CLValidValidMultiply $r/m16$ by 2, once.D3 /4SAL $r/m16$ , CLValidValidMultiply $r/m16$ by 2, cLtimes.C1 /4 ibSAL $r/m16$ , imm8ValidValidMultiply $r/m16$ by 2, imm8D1 /4SAL $r/m32$ , 1ValidValidMultiply $r/m16$ by 2, once.D1 /4SAL $r/m32$ , 1ValidValidMultiply $r/m64$ by 2, once.D1 /4SAL $r/m32$ , 1ValidValidMultiply $r/m32$ by 2, once.D1 /4SAL $r/m32$ , CLValidValidMultiply $r/m64$ by 2, once.D3 /4SAL $r/m32$ , CLValidValidMultiply $r/m32$ by 2, CLtimes.REX.W + D3 /4SAL $r/m64$ , CLValidN.E.REX.W + C1 /4 ibSAL $r/m64$ , imm8ValidValidMultiply $r/m64$ by 2, imm8D0 /7SAR $r/m8$ , 1ValidValidSigned divide* $r/m8$ by 2, once.REX + D0 /7SAR $r/m8$ , 1ValidValidSigned divide* $r/m8$ by 2, once.D2 /7SAR $r/m8$ , CLValidValidSigned divide* $r/m8$ by 2, CLtimes.ValidValidValidSigned divide* $r/m8$ by	Opcode***	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
D2 /4SAL $r/m$ 8, CLValidValidMultiply $r/m$ 8 by 2, CL timesREX + D2 /4SAL $r/m$ 8**, CLValidN.E.Multiply $r/m$ 8 by 2, CL timesCO /4 <i>ib</i> SAL $r/m$ 8, <i>imm</i> 8ValidValidMultiply $r/m$ 8 by 2, <i>imm</i> 8REX + CO /4 <i>ib</i> SAL $r/m$ 8**, <i>imm</i> 8ValidN.E.Multiply $r/m$ 8 by 2, <i>imm</i> 8D1 /4SAL $r/m$ 16, 1ValidValidMultiply $r/m$ 16 by 2, <i>once.</i> D3 /4SAL $r/m$ 16, CLValidValidMultiply $r/m$ 16 by 2, <i>once.</i> D1 /4SAL $r/m$ 16, <i>imm</i> 8ValidValidMultiply $r/m$ 16 by 2, <i>once.</i> D1 /4SAL $r/m$ 16, <i>imm</i> 8ValidValidMultiply $r/m$ 16 by 2, <i>once.</i> D1 /4SAL $r/m$ 16, <i>imm</i> 8ValidValidMultiply $r/m$ 16 by 2, <i>once.</i> D1 /4SAL $r/m$ 64, 1ValidValidMultiply $r/m$ 64 by 2, once.D1 /4SAL $r/m$ 64, 1ValidN.E.Multiply $r/m$ 64 by 2, once.D3 /4SAL $r/m$ 64, CLValidN.E.Multiply $r/m$ 64 by 2, CL times.C1 /4 <i>ib</i> SAL $r/m$ 64, CLValidN.E.Multiply $r/m$ 64 by 2, <i>imm</i> 8 times.REX.W + D3 /4SAL $r/m$ 64, CLValidN.E.Multiply $r/m$ 64 by 2, <i>imm</i> 8 times.D0 /7SAR $r/m$ 8, 1ValidValidMultiply $r/m$ 64 by 2, <i>imm</i> 8 times.D0 /7SAR $r/m$ 8, 1ValidValidSigned divide* $r/m$ 8 by 2, <i>once.</i> D2 /7SAR $r/m$ 8, CLValidN.E.Signed divide* $r/m$ 8 by 2, <i>once.</i> D2 /7SAR $r/m$ 8, CL<	D0 /4	SAL <i>r/m8</i> , 1	Valid	Valid	Multiply <i>r/m8</i> by 2, once.
REX + D2 /4SAL r/m8**, CLValidN.E.Multiply r/m8 by 2, CL timesC0 /4 ibSAL r/m8, imm8ValidValidMultiply r/m8 by 2, imm8REX + C0 /4 ibSAL r/m8**, imm8ValidN.E.Multiply r/m8 by 2, imm8D1 /4SAL r/m16, 1ValidValidMultiply r/m16 by 2, once.D3 /4SAL r/m16, CLValidValidMultiply r/m16 by 2, once.D1 /4SAL r/m16, imm8ValidValidMultiply r/m16 by 2, once.D1 /4SAL r/m16, imm8ValidValidMultiply r/m16 by 2, imm8D1 /4SAL r/m32, 1ValidValidMultiply r/m16 by 2, once.D1 /4SAL r/m32, 1ValidValidMultiply r/m16 by 2, once.D1 /4SAL r/m32, 1ValidValidMultiply r/m64 by 2, once.D3 /4SAL r/m64, 1ValidN.E.Multiply r/m64 by 2, once.D3 /4SAL r/m64, CLValidN.E.Multiply r/m64 by 2, CL times.C1 /4 ibSAL r/m64, CLValidN.E.Multiply r/m64 by 2, imm8 times.C1 /4 ibSAL r/m84, 1ValidValidMultiply r/m64 by 2, imm8 times.D0 /7SAR r/m8, 1ValidValidSigned divide* r/m8 by 2, once.D2 /7SAR r/m8, 1ValidN.E.Signed divide* r/m8 by 2, CL times.C2 /7SAR r/m8, CLValidN.E.Signed divide* r/m8 by 2, CL times.C0 /7 ibSAR r/m8, CLValidN.E.Signed divide* r/m8 by 2, CL timms.C0 /7 ibSAR r/m	REX + D0 /4	SAL <i>r/m8**</i> , 1	Valid	N.E.	Multiply <i>r/m8</i> by 2, once.
C0 /4 ibSAL r/m8, imm8ValidValidValidMultiply r/m8 by 2, imm8 times.REX + C0 /4 ibSAL r/m8**, imm8ValidN.E.Multiply r/m8 by 2, imm8 times.D1 /4SAL r/m16, 1ValidValidMultiply r/m16 by 2, once.D3 /4SAL r/m16, CLValidValidMultiply r/m16 by 2, cL times.C1 /4 ibSAL r/m16, imm8ValidValidMultiply r/m16 by 2, cl.D1 /4SAL r/m32, 1ValidValidMultiply r/m16 by 2, once.D1 /4SAL r/m32, 1ValidValidMultiply r/m32 by 2, once.D1 /4SAL r/m32, 1ValidValidMultiply r/m32 by 2, once.D3 /4SAL r/m64, 1ValidN.E.Multiply r/m32 by 2, once.D3 /4SAL r/m64, CLValidValidMultiply r/m32 by 2, CL times.C1 /4 ibSAL r/m64, CLValidN.E.Multiply r/m64 by 2, cl. times.C1 /4 ibSAL r/m64, RIMBValidValidMultiply r/m64 by 2, imm8 times.D0 /7SAR r/m8, 1ValidValidSigned divide* r/m8 by 2, 	D2 /4	SAL <i>r/m8</i> , CL	Valid	Valid	Multiply <i>r/m8</i> by 2, CL times.
REX + C0 /4 ibSAL r/m8**, imm8ValidN.E.Multiply r/m8 by 2, imm8 times.D1 /4SAL r/m16, 1ValidValidMultiply r/m16 by 2, once.D3 /4SAL r/m16, CLValidValidMultiply r/m16 by 2, CL times.C1 /4 ibSAL r/m16, imm8ValidValidMultiply r/m16 by 2, once.D1 /4SAL r/m32, 1ValidValidMultiply r/m16 by 2, once.D1 /4SAL r/m64, 1ValidValidMultiply r/m32 by 2, once.REX.W + D1 /4SAL r/m64, 1ValidN.E.Multiply r/m64 by 2, once.D3 /4SAL r/m64, CLValidValidMultiply r/m64 by 2, once.D3 /4SAL r/m64, CLValidN.E.Multiply r/m64 by 2, CL times.REX.W + D3 /4SAL r/m64, CLValidN.E.Multiply r/m64 by 2, cL times.C1 /4 ibSAL r/m64, imm8ValidValidMultiply r/m64 by 2, imm8 times.D0 /7SAR r/m64, imm8ValidValidSigned divide* r/m8 by 2, once.D2 /7SAR r/m8, 1ValidValidSigned divide* r/m8 by 2, once.D2 /7SAR r/m8, CLValidValidSigned divide* r/m8 by 2, CL times.C0 /7 ibSAR r/m8**, CLValidValidSigned divide* r/m8 by 2, CL times.C0 /7 ibSAR r/m8**, CLValidValidSigned divide* r/m8 by 2, imm8 imm8D1 /7SAR r/m8, imm8ValidValidSigned divide* r/m8 by 2, imm8 times.D1 /7SAR r/m6,1Valid </td <td>REX + D2 /4</td> <td>SAL <i>r/m8**</i>, CL</td> <td>Valid</td> <td>N.E.</td> <td>Multiply <i>r/m8</i> by 2, CL times.</td>	REX + D2 /4	SAL <i>r/m8**</i> , CL	Valid	N.E.	Multiply <i>r/m8</i> by 2, CL times.
times.times.D1 /4SAL $r/m16$ , 1ValidValidMultiply $r/m16$ by 2, once.D3 /4SAL $r/m16$ , CLValidValidMultiply $r/m16$ by 2, CLtimes.C1 /4 $ib$ SAL $r/m16$ , $imm8$ ValidValidMultiply $r/m16$ by 2, $imm8$ D1 /4SAL $r/m32$ , 1ValidValidMultiply $r/m32$ by 2, once.REX.W + D1 /4SAL $r/m64$ , 1ValidN.E.Multiply $r/m32$ by 2, once.D3 /4SAL $r/m64$ , 1ValidN.E.Multiply $r/m32$ by 2, CLD3 /4SAL $r/m64$ , CLValidN.E.Multiply $r/m32$ by 2, CLtimes.REX.W + D3 /4SAL $r/m64$ , CLValidN.E.Multiply $r/m64$ by 2, $cL$ times.C1 /4 $ib$ SAL $r/m64$ , CLValidN.E.Multiply $r/m64$ by 2, $imm8$ C1 /4 $ib$ SAL $r/m64$ , imm8ValidValidMultiply $r/m64$ by 2, $imm8$ C1 /4 $ib$ SAL $r/m64$ , imm8ValidValidMultiply $r/m64$ by 2, $imm8$ C1 /4 $ib$ SAL $r/m64$ , imm8ValidValidMultiply $r/m64$ by 2, $imm8$ D0 /7SAR $r/m8$ , 1ValidValidSigned divide* $r/m8$ by 2, once.D2 /7SAR $r/m8$ , CLValidN.E.Signed divide* $r/m8$ by 2, CLtimes.CO /7SAR $r/m8$ , imm8ValidValidSigned divide* $r/m8$ by 2, CLtimes.CO /7 $ib$ SAR $r/m8$ , imm8ValidValidSigned divide* $r/m8$ by 2, $imm8$ D1 /7SAR $r/m8$ , imm8ValidValidS	CO /4 <i>ib</i>	SAL r/m8, imm8	Valid	Valid	15 5
D3 /4SAL $r/m16$ , CLValidValidMutiply $r/m16$ by 2, CL times.C1 /4 ibSAL $r/m16$ , imm8ValidValidMultiply $r/m16$ by 2, imm8 times.D1 /4SAL $r/m32$ , 1ValidValidMultiply $r/m32$ by 2, once.REX.W + D1 /4SAL $r/m64$ , 1ValidN.E.Multiply $r/m32$ by 2, once.D3 /4SAL $r/m32$ , CLValidN.E.Multiply $r/m32$ by 2, CL times.C1 /4 ibSAL $r/m64$ , CLValidN.E.Multiply $r/m32$ by 2, CL times.C1 /4 ibSAL $r/m64$ , CLValidN.E.Multiply $r/m32$ by 2, imm8 times.C1 /4 ibSAL $r/m64$ , imm8ValidValidMultiply $r/m64$ by 2, imm8 times.D0 /7SAR $r/m8$ , 1ValidN.E.Multiply $r/m64$ by 2, imm8 times.D0 /7SAR $r/m8$ , 1ValidValidSigned divide* $r/m8$ by 2, once.D2 /7SAR $r/m8$ , CLValidN.E.Signed divide* $r/m8$ by 2, cL times.C0 /7 ibSAR $r/m8$ , imm8ValidValidSigned divide* $r/m8$ by 2, cL times.C0 /7 ibSAR $r/m8$ , imm8ValidValidSigned divide* $r/m8$ by 2, cL times.C1 /7 ibSAR $r/m8$ , imm8ValidValidSigned divide* $r/m8$ by 2, imm8 times.D1 /7SAR $r/m8$ , imm8ValidValidSigned divide* $r/m8$ by 2, imm8 imm8 times.D1 /7SAR $r/m8$ , imm8ValidValidSigned divide* $r/m8$ by 2, imm8 imm8 times.	REX + CO /4 <i>ib</i>	SAL r/m8**, imm8	Valid	N.E.	15 5
times.C1 /4 ibSAL r/m16, imm8ValidValidMultiply r/m16 by 2, imm8 times.D1 /4SAL r/m32, 1ValidValidMultiply r/m32 by 2, once.REX.W + D1 /4SAL r/m64, 1ValidN.E.Multiply r/m64 by 2, once.D3 /4SAL r/m32, CLValidValidMultiply r/m64 by 2, once.D3 /4SAL r/m32, CLValidValidMultiply r/m32 by 2, CLtimes.REX.W + D3 /4SAL r/m64, CLValidN.E.C1 /4 ibSAL r/m64, CLValidValidMultiply r/m32 by 2, imm8C1 /4 ibSAL r/m64, imm8ValidValidMultiply r/m64 by 2, cLtimes.REX.W + C1 /4 ibSAL r/m64, imm8ValidN.E.D0 /7SAR r/m8, 1ValidValidSigned divide* r/m8 by 2, once.D2 /7SAR r/m8, 1ValidValidSigned divide* r/m8 by 2, once.D2 /7SAR r/m8, CLValidValidSigned divide* r/m8 by 2, CLtimes.CO /7 ibSAR r/m8, imm8ValidValidSigned divide* r/m8 by 2, CLtimes.CO /7 ibSAR r/m8, imm8ValidValidSigned divide* r/m8 by 2, CLtimes.CO /7 ibSAR r/m8, imm8ValidValidSigned divide* r/m8 by 2, imm8TValidValidValidSigned divide* r/m8 by 2, imm8imm8 time.REX + D2 /7SAR r/m8, imm8ValidValidSigned divide* r/m8 by 2, imm8imm8 time.REX + CO /7 ibSAR r/m8, imm8Valid	D1 /4	SAL <i>r/m16</i> , 1	Valid	Valid	Multiply <i>r/m16</i> by 2, once.
D1 /4SAL $r/m32$ , 1ValidValidMultiply $r/m32$ by 2, once.REX.W + D1 /4SAL $r/m64$ , 1ValidN.E.Multiply $r/m64$ by 2, once.D3 /4SAL $r/m32$ , CLValidValidMultiply $r/m64$ by 2, occ.D3 /4SAL $r/m32$ , CLValidValidMultiply $r/m64$ by 2, CLtimes.REX.W + D3 /4SAL $r/m64$ , CLValidN.E.C1 /4 <i>ib</i> SAL $r/m64$ , CLValidValidMultiply $r/m64$ by 2, cLtimes.C1 /4 <i>ib</i> SAL $r/m64$ , <i>imm8</i> ValidValidREX.W + C1 /4 <i>ib</i> SAL $r/m64$ , <i>imm8</i> ValidN.E.Multiply $r/m64$ by 2, <i>imm8</i> times.D0 /7SAR $r/m8, 1$ ValidValidSigned divide* $r/m8$ by 2, once.D0 /7SAR $r/m8, 1$ ValidValidSigned divide* $r/m8$ by 2, once.D2 /7SAR $r/m8, 1$ ValidN.E.Signed divide* $r/m8$ by 2, once.D2 /7SAR $r/m8, CL$ ValidValidSigned divide* $r/m8$ by 2, CLtimes.CO /7 <i>ib</i> SAR $r/m8$ , imm8ValidValidSigned divide* $r/m8$ by 2, CLtimes.CO /7 <i>ib</i> SAR $r/m8$ , imm8ValidValidSigned divide* $r/m8$ by 2, $r/m8$ time.REX + CO /7 <i>ib</i> SAR $r/m8$ , imm8ValidValidSigned divide* $r/m8$ by 2, $r/m8$ time.D1 /7SAR $r/m8, rm6, 1$ ValidValidSigned divide* $r/m8$ by 2, $r/m8$ times.D1 /7SAR $r/m6, 1$ ValidValidSigned divide* $r/m16$ by 2, $r/m8$ times.<	D3 /4	SAL <i>r/m16</i> , CL	Valid	Valid	1 5
REX.W + D1 /4SAL $r/m64$ , 1ValidN.E.Multiply $r/m64$ by 2, once.D3 /4SAL $r/m32$ , CLValidValidMultiply $r/m64$ by 2, CLD3 /4SAL $r/m32$ , CLValidValidMultiply $r/m64$ by 2, CLREX.W + D3 /4SAL $r/m64$ , CLValidN.E.Multiply $r/m64$ by 2, CLC1 /4 $ib$ SAL $r/m32$ , $imm8$ ValidValidMultiply $r/m64$ by 2, $cL$ REX.W + C1 /4 $ib$ SAL $r/m64$ , $imm8$ ValidN.E.Multiply $r/m64$ by 2, $imm8$ D0 /7SAR $r/m8$ , 1ValidN.E.Multiply $r/m64$ by 2, $imm8$ D0 /7SAR $r/m8$ , 1ValidValidSigned divide* $r/m8$ by 2, once.REX + D0 /7SAR $r/m8$ , 1ValidN.E.Signed divide* $r/m8$ by 2, once.D2 /7SAR $r/m8$ , CLValidValidSigned divide* $r/m8$ by 2, CLtimes.CO /7SAR $r/m8$ , CLValidValidREX + D2 /7SAR $r/m8$ , $imm8$ ValidValidSigned divide* $r/m8$ by 2, $cL$ C0 /7 $ib$ SAR $r/m8$ , $imm8$ ValidValidSigned divide* $r/m8$ by 2, $imm8$ REX + CO /7 $ib$ SAR $r/m8$ , $imm8$ ValidN.E.Signed divide* $r/m8$ by 2, $imm8$ D1 /7SAR $r/m16$ ,1ValidValidSigned divide* $r/m16$ by 2, $imm8$	C1 /4 <i>ib</i>	SAL r/m16, imm8	Valid	Valid	
D3 /4SAL $r/m32$ , CLValidValidMultiply $r/m32$ by 2, CL times.REX.W + D3 /4SAL $r/m64$ , CLValidN.E.Multiply $r/m64$ by 2, CL times.C1 /4 $ib$ SAL $r/m32$ , $imm8$ ValidValidMultiply $r/m32$ by 2, $imm8$ times.C1 /4 $ib$ SAL $r/m32$ , $imm8$ ValidValidMultiply $r/m32$ by 2, $imm8$ times.REX.W + C1 /4 $ib$ SAL $r/m64$ , $imm8$ ValidN.E.Multiply $r/m64$ by 2, $imm8$ times.D0 /7SAR $r/m8$ , 1ValidValidSigned divide* $r/m8$ by 2, once.D0 /7SAR $r/m8$ , 1ValidValidSigned divide* $r/m8$ by 2, once.D2 /7SAR $r/m8$ , CLValidN.E.Signed divide* $r/m8$ by 2, CL times.D2 /7SAR $r/m8$ , CLValidValidSigned divide* $r/m8$ by 2, CL times.REX + D2 /7SAR $r/m8$ , CLValidValidSigned divide* $r/m8$ by 2, CL times.C0 /7 $ib$ SAR $r/m8$ , $imm8$ ValidValidSigned divide* $r/m8$ by 2, $imm8$ time.REX + C0 /7 $ib$ SAR $r/m8$ **, $Maid$ N.E.Signed divide* $r/m8$ by 2, $imm8$ times.D1 /7SAR $r/m16$ ,1ValidValidSigned divide* $r/m16$ by 2,	D1 /4	SAL <i>r/m32</i> , 1	Valid	Valid	Multiply <i>r/m32</i> by 2, once.
REX.W + D3 /4SAL $r/m64$ , CLValidN.E.Multiply $r/m64$ by 2, CL times.C1 /4 $ib$ SAL $r/m32$ , $imm8$ ValidValidMultiply $r/m32$ by 2, $imm8$ REX.W + C1 /4 $ib$ SAL $r/m64$ , $imm8$ ValidN.E.Multiply $r/m64$ by 2, $imm8$ D0 /7SAR $r/m64$ , $imm8$ ValidN.E.Multiply $r/m64$ by 2, $imm8$ D0 /7SAR $r/m8, 1$ ValidValidSigned divide* $r/m8$ by 2, once.REX + D0 /7SAR $r/m8**$ , 1ValidN.E.Signed divide* $r/m8$ by 2, once.D2 /7SAR $r/m8, CL$ ValidValidSigned divide* $r/m8$ by 2, CL times.REX + D2 /7SAR $r/m8, CL$ ValidValidSigned divide* $r/m8$ by 2, CL times.C0 /7 $ib$ SAR $r/m8, imm8$ ValidValidSigned divide* $r/m8$ by 2, $imm8$ time.REX + C0 /7 $ib$ SAR $r/m8**$ , ValidValidSigned divide* $r/m8$ by 2, $imm8$ time.D1 /7SAR $r/m16,1$ ValidValidSigned divide* $r/m16$ by 2, $imm8$	REX.W + D1 /4	SAL <i>r/m64</i> , 1	Valid	N.E.	Multiply <i>r/m64</i> by 2, once.
C1 /4 ibSAL $r/m32$ , imm8ValidValidMultiply $r/m32$ by 2, imm8 times.REX.W + C1 /4 ibSAL $r/m64$ , imm8ValidN.E.Multiply $r/m64$ by 2, imm8 times.D0 /7SAR $r/m8$ , 1ValidValidSigned divide* $r/m8$ by 2, once.REX + D0 /7SAR $r/m8$ , 1ValidN.E.Signed divide* $r/m8$ by 2, once.D2 /7SAR $r/m8$ , CLValidValidSigned divide* $r/m8$ by 2, CL times.REX + D2 /7SAR $r/m8$ , CLValidValidSigned divide* $r/m8$ by 2, CL times.REX + D2 /7SAR $r/m8$ , imm8ValidN.E.Signed divide* $r/m8$ by 2, CL times.C0 /7 ibSAR $r/m8$ , imm8ValidValidSigned divide* $r/m8$ by 2, imm8 time.REX + C0 /7 ibSAR $r/m8$ , imm8ValidN.E.Signed divide* $r/m8$ by 2, imm8 time.D1 /7SAR $r/m16$ ,1ValidValidSigned divide* $r/m16$ by 2,	D3 /4	SAL <i>r/m32</i> , CL	Valid	Valid	15
REX.W + C1 /4 ibSAL $r/m64$ , imm8ValidN.E.Multiply $r/m64$ by 2, imm8 times.D0 /7SAR $r/m8$ , 1ValidValidSigned divide* $r/m8$ by 2, once.REX + D0 /7SAR $r/m8^{**}$ , 1ValidN.E.Signed divide* $r/m8$ by 2, once.D2 /7SAR $r/m8$ , CLValidValidSigned divide* $r/m8$ by 2, CL times.D2 /7SAR $r/m8$ , CLValidValidSigned divide* $r/m8$ by 2, CL times.REX + D2 /7SAR $r/m8$ , CLValidN.E.Signed divide* $r/m8$ by 2, CL times.C0 /7 ibSAR $r/m8$ , imm8ValidValidSigned divide* $r/m8$ by 2, imm8 time.REX + C0 /7 ibSAR $r/m8^{**}$ , imm8ValidN.E.Signed divide* $r/m8$ by 2, imm8 times.D1 /7SAR $r/m16$ ,1ValidValidSigned divide* $r/m16$ by 2,	REX.W + D3 /4	SAL <i>r/m64</i> , CL	Valid	N.E.	
D0 /7SAR r/m8, 1ValidValidSigned divide* r/m8 by 2, once.REX + D0 /7SAR r/m8**, 1ValidN.E.Signed divide* r/m8 by 2, once.D2 /7SAR r/m8, CLValidValidSigned divide* r/m8 by 2, CL times.REX + D2 /7SAR r/m8**, CLValidN.E.Signed divide* r/m8 by 2, CL times.REX + D2 /7SAR r/m8**, CLValidN.E.Signed divide* r/m8 by 2, CL times.C0 /7 ibSAR r/m8, imm8ValidValidSigned divide* r/m8 by 2, imm8 time.REX + C0 /7 ibSAR r/m8**, ValidN.E.Signed divide* r/m8 by 2, imm8 times.D1 /7SAR r/m16,1ValidValidSigned divide* r/m16 by 2,	C1 /4 <i>ib</i>	SAL r/m32, imm8	Valid	Valid	
REX + D0 /7SAR r/m8**, 1ValidN.E.Signed divide* r/m8 by 2, once.D2 /7SAR r/m8, CLValidValidSigned divide* r/m8 by 2, CL times.REX + D2 /7SAR r/m8**, CLValidN.E.Signed divide* r/m8 by 2, CL times.CO /7 ibSAR r/m8, imm8ValidValidSigned divide* r/m8 by 2, CL times.CO /7 ibSAR r/m8, imm8ValidValidSigned divide* r/m8 by 2, imm8 time.REX + CO /7 ibSAR r/m8**, ValidN.E.Signed divide* r/m8 by 2, imm8 time.D1 /7SAR r/m16,1ValidValidSigned divide* r/m16 by 2,	REX.W + C1 /4 <i>ib</i>	SAL r/m64, imm8	Valid	N.E.	
D2 /7SAR r/m8, CLValidValidSigned divide* r/m8 by 2, CL times.REX + D2 /7SAR r/m8**, CLValidN.E.Signed divide* r/m8 by 2, CL times.CO /7 ibSAR r/m8, imm8ValidValidSigned divide* r/m8 by 2, CL times.CO /7 ibSAR r/m8, imm8ValidValidSigned divide* r/m8 by 2, imm8 time.REX + CO /7 ibSAR r/m8**, imm8ValidN.E.Signed divide* r/m8 by 2, imm8 times.D1 /7SAR r/m16,1ValidValidSigned divide* r/m16 by 2,	D0 /7	SAR <i>r/m8</i> , 1	Valid	Valid	5
REX + D2 /7SAR r/m8**, CLValidN.E.Signed divide* r/m8 by 2, CL times.CO /7 ibSAR r/m8, imm8ValidValidSigned divide* r/m8 by 2, imm8 time.REX + CO /7 ibSAR r/m8**, imm8ValidN.E.Signed divide* r/m8 by 2, imm8 time.D1 /7SAR r/m16,1ValidValidSigned divide* r/m16 by 2,	REX + D0 /7	SAR <i>r/m8**</i> , 1	Valid	N.E.	
CO /7 ibSAR r/m8, imm8ValidValidSigned divide* r/m8 by 2, imm8 time.REX + CO /7 ibSAR r/m8**, imm8ValidN.E.Signed divide* r/m8 by 2, imm8 times.D1 /7SAR r/m16,1ValidValidSigned divide* r/m16 by 2,	D2 /7	SAR <i>r/m8</i> , CL	Valid	Valid	Signed divide* <i>r/m8</i> by 2, CL times.
imm8 time.REX + C0 /7 ibSAR r/m8**, imm8ValidN.E.Signed divide* r/m8 by 2, imm8 times.D1 /7SAR r/m16,1ValidValidSigned divide* r/m16 by 2,	REX + D2 /7	SAR <i>r/m8**</i> , CL	Valid	N.E.	Signed divide* <i>r/m8</i> by 2, CL times.
<i>imm8 imm8</i> times. D1 /7 SAR r/m16,1 Valid Valid Signed divide* r/m16 by 2,	CO /7 ib	SAR r/m8, imm8	Valid	Valid	
	REX + CO /7 <i>ib</i>	,	Valid	N.E.	
	D1 /7	SAR <i>r/m16</i> ,1	Valid	Valid	-

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
D3 /7	SAR <i>r/m16</i> , CL	Valid	Valid	Signed divide* <i>r/m16</i> by 2, CL times.
C1 /7 <i>ib</i>	SAR r/m16, imm8	Valid	Valid	Signed divide* <i>r/m16</i> by 2, <i>imm8</i> times.
D1 /7	SAR <i>r/m32</i> , 1	Valid	Valid	Signed divide* <i>r/m32</i> by 2, once.
REX.W + D1 /7	SAR <i>r/m64</i> , 1	Valid	N.E.	Signed divide* <i>r/m64</i> by 2, once.
D3 /7	SAR <i>r/m32</i> , CL	Valid	Valid	Signed divide* <i>r/m32</i> by 2, CL times.
REX.W + D3 /7	SAR <i>r/m64</i> , CL	Valid	N.E.	Signed divide* <i>r/m64</i> by 2, CL times.
C1 /7 <i>ib</i>	SAR <i>r/m32, imm8</i>	Valid	Valid	Signed divide* <i>r/m32</i> by 2, <i>imm8</i> times.
REX.W + C1 /7 <i>ib</i>	SAR r/m64, imm8	Valid	N.E.	Signed divide* <i>r/m64</i> by 2, <i>imm8</i> times
D0 /4	SHL <i>r/m8</i> , 1	Valid	Valid	Multiply <i>r/m8</i> by 2, once.
REX + D0 /4	SHL <i>r/m8**</i> , 1	Valid	N.E.	Multiply <i>r/m8</i> by 2, once.
D2 /4	SHL <i>r/m8</i> , CL	Valid	Valid	Multiply <i>r/m8</i> by 2, CL times.
REX + D2 /4	SHL <i>r/m8**</i> , CL	Valid	N.E.	Multiply <i>r/m8</i> by 2, CL times.
CO /4 <i>ib</i>	SHL r/m8, imm8	Valid	Valid	Multiply <i>r/m8</i> by 2, <i>imm8</i> times.
REX + CO /4 <i>ib</i>	SHL r/m8**, imm8	Valid	N.E.	Multiply <i>r/m8</i> by 2, <i>imm8</i> times.
D1 /4	SHL <i>r/m16</i> ,1	Valid	Valid	Multiply <i>r/m16</i> by 2, once.
D3 /4	SHL <i>r/m16</i> , CL	Valid	Valid	Multiply <i>r/m16</i> by 2, CL times.
C1 /4 <i>ib</i>	SHL r/m16, imm8	Valid	Valid	Multiply <i>r/m16</i> by 2, <i>imm8</i> times.
D1 /4	SHL <i>r/m32</i> ,1	Valid	Valid	Multiply <i>r/m32</i> by 2, once.
REX.W + D1 /4	SHL <i>r/m64</i> ,1	Valid	N.E.	Multiply <i>r/m64</i> by 2, once.
D3 /4	SHL <i>r/m32</i> , CL	Valid	Valid	Multiply <i>r/m32</i> by 2, CL times.
REX.W + D3 /4	SHL <i>r/m64</i> , CL	Valid	N.E.	Multiply <i>r/m64</i> by 2, CL times.
C1 /4 <i>ib</i>	SHL <i>r/m32, imm8</i>	Valid	Valid	Multiply <i>r/m32</i> by 2, <i>imm8</i> times.
REX.W + C1 /4 <i>ib</i>	SHL r/m64, imm8	Valid	N.E.	Multiply <i>r/m64</i> by 2, <i>imm8</i> times.

	• • •	64-Bit	Compat/	
Opcode	Instruction	Mode	Leg Mode	Description
D0 /5	SHR <i>r/m8</i> ,1	Valid	Valid	Unsigned divide <i>r/m8</i> by 2, once.
REX + D0 /5	SHR <i>r/m8**</i> , 1	Valid	N.E.	Unsigned divide <i>r/m8</i> by 2, once.
D2 /5	SHR <i>r/m8</i> , CL	Valid	Valid	Unsigned divide <i>r/m8</i> by 2, CL times.
REX + D2 /5	SHR	Valid	N.E.	Unsigned divide <i>r/m8</i> by 2, CL times.
CO /5 <i>ib</i>	SHR r/m8, imm8	Valid	Valid	Unsigned divide <i>r/m8</i> by 2, <i>imm8</i> times.
REX + CO /5 <i>ib</i>	SHR	Valid	N.E.	Unsigned divide <i>r/m8</i> by 2, <i>imm8</i> times.
D1 /5	SHR <i>r/m16</i> , 1	Valid	Valid	Unsigned divide <i>r/m16</i> by 2, once.
D3 /5	SHR <i>r/m16</i> , CL	Valid	Valid	Unsigned divide <i>r/m16</i> by 2, CL times
C1 /5 <i>ib</i>	SHR r/m16, imm8	Valid	Valid	Unsigned divide <i>r/m16</i> by 2, <i>imm8</i> times.
D1 /5	SHR <i>r/m32</i> , 1	Valid	Valid	Unsigned divide <i>r/m32</i> by 2, once.
REX.W + D1 /5	SHR <i>r/m64</i> , 1	Valid	N.E.	Unsigned divide <i>r/m64</i> by 2, once.
D3 /5	SHR <i>r/m32</i> , CL	Valid	Valid	Unsigned divide <i>r/m32</i> by 2, CL times.
REX.W + D3 /5	SHR <i>r/m64</i> , CL	Valid	N.E.	Unsigned divide <i>r/m64</i> by 2, CL times.
C1 /5 <i>ib</i>	SHR r/m32, imm8	Valid	Valid	Unsigned divide <i>r/m32</i> by 2, <i>imm8</i> times.
REX.W + C1 /5 <i>ib</i>	SHR r/m64, imm8	Valid	N.E.	Unsigned divide <i>r/m64</i> by 2, <i>imm8</i> times.

### NOTES:

\* Not the same form of division as IDIV; rounding is toward negative infinity.

\*\* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

\*\*\*See IA-32 Architecture Compatibility section below.

### Description

Shifts the bits in the first operand (destination operand) to the left or right by the number of bits specified in the second operand (count operand). Bits shifted beyond the destination operand boundary are first shifted into the CF flag, then discarded. At

the end of the shift operation, the CF flag contains the last bit shifted out of the destination operand.

The destination operand can be a register or a memory location. The count operand can be an immediate value or the CL register. The count is masked to 5 bits (or 6 bits if in 64-bit mode and REX.W is used). The count range is limited to 0 to 31 (or 63 if 64-bit mode and REX.W is used). A special opcode encoding is provided for a count of 1.

The shift arithmetic left (SAL) and shift logical left (SHL) instructions perform the same operation; they shift the bits in the destination operand to the left (toward more significant bit locations). For each shift count, the most significant bit of the destination operand is shifted into the CF flag, and the least significant bit is cleared (see Figure 7-7 in the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1*).

The shift arithmetic right (SAR) and shift logical right (SHR) instructions shift the bits of the destination operand to the right (toward less significant bit locations). For each shift count, the least significant bit of the destination operand is shifted into the CF flag, and the most significant bit is either set or cleared depending on the instruction type. The SHR instruction clears the most significant bit (see Figure 7-8 in the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1*); the SAR instruction sets or clears the most significant bit to correspond to the sign (most significant bit) of the original value in the destination operand. In effect, the SAR instruction fills the empty bit position's shifted value with the sign of the unshifted value (see Figure 7-9 in the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1*).

The SAR and SHR instructions can be used to perform signed or unsigned division, respectively, of the destination operand by powers of 2. For example, using the SAR instruction to shift a signed integer 1 bit to the right divides the value by 2.

Using the SAR instruction to perform a division operation does not produce the same result as the IDIV instruction. The quotient from the IDIV instruction is rounded toward zero, whereas the "quotient" of the SAR instruction is rounded toward negative infinity. This difference is apparent only for negative numbers. For example, when the IDIV instruction is used to divide -9 by 4, the result is -2 with a remainder of -1. If the SAR instruction is used to shift -9 right by two bits, the result is -3 and the "remainder" is +3; however, the SAR instruction stores only the most significant bit of the remainder (in the CF flag).

The OF flag is affected only on 1-bit shifts. For left shifts, the OF flag is set to 0 if the most-significant bit of the result is the same as the CF flag (that is, the top two bits of the original operand were the same); otherwise, it is set to 1. For the SAR instruction, the OF flag is cleared for all 1-bit shifts. For the SHR instruction, the OF flag is set to the most-significant bit of the original operand.

In 64-bit mode, the instruction's default operation size is 32 bits and the mask width for CL is 5 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to

64-bits and sets the mask width for CL to 6 bits. See the summary chart at the beginning of this section for encoding data and limits.

#### IA-32 Architecture Compatibility

The 8086 does not mask the shift count. However, all other IA-32 processors (starting with the Intel 286 processor) do mask the shift count to 5 bits, resulting in a maximum count of 31. This masking is done in all operating modes (including the virtual-8086 mode) to reduce the maximum execution time of the instructions.

#### Operation

```
IF 64-Bit Mode and using REX.W
   THEN
         countMASK \leftarrow 3FH:
   FI SF
         countMASK \leftarrow 1FH;
FI
tempCOUNT \leftarrow (COUNT AND countMASK);
tempDEST \leftarrow DEST;
WHILE (tempCOUNT \neq 0)
DO
   IF instruction is SAL or SHL
         THEN
              CF \leftarrow MSB(DEST);
         ELSE (* Instruction is SAR or SHR *)
              CF \leftarrow LSB(DEST);
   FI:
    IF instruction is SAL or SHL
         THEN
              DEST \leftarrow DEST * 2;
         FLSE
              IF instruction is SAR
                   THEN
                        DEST \leftarrow DEST / 2; (* Signed divide, rounding toward negative infinity *)
                   ELSE (* Instruction is SHR *)
                        DEST \leftarrow DEST / 2; (* Unsigned divide *)
              FI:
   FI:
   tempCOUNT \leftarrow tempCOUNT - 1;
OD:
(* Determine overflow for the various instructions *)
IF (COUNT and countMASK) = 1
```

#### INSTRUCTION SET REFERENCE, N-Z

```
THEN
        IF instruction is SAL or SHL
             THEN
                  OF ← MSB(DEST) XOR CF;
             ELSE
                  IF instruction is SAR
                       THEN
                            OF \leftarrow 0;
                       ELSE (* Instruction is SHR *)
                            OF \leftarrow MSB(tempDEST);
                  FI;
        FI:
   ELSE IF (COUNT AND countMASK) = 0
        THEN
             All flags unchanged;
        ELSE (* COUNT not 1 or 0 *)
             OF \leftarrow undefined:
   FI;
FI:
```

#### **Flags Affected**

The CF flag contains the value of the last bit shifted out of the destination operand; it is undefined for SHL and SHR instructions where the count is greater than or equal to the size (in bits) of the destination operand. The OF flag is affected only for 1-bit shifts (see "Description" above); otherwise, it is undefined. The SF, ZF, and PF flags are set according to the result. If the count is 0, the flags are not affected. For a non-zero count, the AF flag is undefined.

#### **Protected Mode Exceptions**

#GP(0)	If the destination is located in a non-writable segment.
	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	If the DS, ES, FS, or GS register contains a NULL segment selector.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

### Real-Address Mode Exceptions

#GP	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS	If a memory operand effective address is outside the SS segment limit.

### Virtual-8086 Mode Exceptions

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made.

### **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

### 64-Bit Mode Exceptions

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# SBB—Integer Subtraction with Borrow

			<u> </u>	
Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
1C <i>ib</i>	SBB AL, imm8	Valid	Valid	Subtract with borrow <i>imm8</i> from AL.
1D <i>iw</i>	SBB AX, imm16	Valid	Valid	Subtract with borrow imm16 from AX.
1D id	SBB EAX, imm32	Valid	Valid	Subtract with borrow <i>imm32</i> from EAX.
REX.W + 1D <i>id</i>	SBB RAX, imm32	Valid	N.E.	Subtract with borrow sign- extended <i>imm.32 to</i> 64-bits from RAX.
80 /3 ib	SBB r/m8, imm8	Valid	Valid	Subtract with borrow <i>imm8</i> from <i>r/m8.</i>
REX + 80 /3 ib	SBB r/m8*, imm8	Valid	N.E.	Subtract with borrow <i>imm8</i> from <i>r/m8.</i>
81 /3 iw	SBB r/m16, imm16	Valid	Valid	Subtract with borrow imm16 from r/m16.
81 /3 id	SBB r/m32, imm32	Valid	Valid	Subtract with borrow imm32 from r/m32.
REX.W + 81 /3 id	SBB r/m64, imm32	Valid	N.E.	Subtract with borrow sign- extended <i>imm32 to</i> 64-bits from r/m64.
83 /3 ib	SBB r/m16, imm8	Valid	Valid	Subtract with borrow sign- extended <i>imm8</i> from <i>r/m16.</i>
83 /3 ib	SBB r/m32, imm8	Valid	Valid	Subtract with borrow sign- extended <i>imm8</i> from <i>r/m32.</i>
REX.W + 83 /3 ib	SBB r/m64, imm8	Valid	N.E.	Subtract with borrow sign- extended <i>imm8</i> from <i>r/m64.</i>
18 <i>\r</i>	SBB r/m8, r8	Valid	Valid	Subtract with borrow <i>r8</i> from <i>r/m8.</i>
REX + 18 /r	SBB r/m8*, r8	Valid	N.E.	Subtract with borrow <i>r8</i> from <i>r/m8.</i>
19 <i>\r</i>	SBB r/m16, r16	Valid	Valid	Subtract with borrow r16 from r/m16.
19 <i>\r</i>	SBB r/m32, r32	Valid	Valid	Subtract with borrow <i>r32</i> from <i>r/m32</i> .

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
REX.W + 19 / <i>r</i>	SBB r/m64, r64	Valid	N.E.	Subtract with borrow <i>r64</i> from <i>r/m64.</i>
1A / <i>r</i>	SBB <i>r8, r/m8</i>	Valid	Valid	Subtract with borrow <i>r/m8</i> from <i>r8.</i>
REX + 1A /r	SBB r8*, r/m8*	Valid	N.E.	Subtract with borrow <i>r/m8</i> from <i>r8.</i>
1B /r	SBB r16, r/m16	Valid	Valid	Subtract with borrow r/m16 from r16.
1B /r	SBB <i>r32, r/m32</i>	Valid	Valid	Subtract with borrow r/m32 from r32.
REX.W + 1B / <i>r</i>	SBB r64, r/m64	Valid	N.E.	Subtract with borrow r/m64 from r64.

#### NOTES:

\* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

#### Description

Adds the source operand (second operand) and the carry (CF) flag, and subtracts the result from the destination operand (first operand). The result of the subtraction is stored in the destination operand. The destination operand can be a register or a memory location; the source operand can be an immediate, a register, or a memory location. (However, two memory operands cannot be used in one instruction.) The state of the CF flag represents a borrow from a previous subtraction.

When an immediate value is used as an operand, it is sign-extended to the length of the destination operand format.

The SBB instruction does not distinguish between signed or unsigned operands. Instead, the processor evaluates the result for both data types and sets the OF and CF flags to indicate a borrow in the signed or unsigned result, respectively. The SF flag indicates the sign of the signed result.

The SBB instruction is usually executed as part of a multibyte or multiword subtraction in which a SUB instruction is followed by a SBB instruction.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

#### Operation

 $\mathsf{DEST} \leftarrow (\mathsf{DEST} - (\mathsf{SRC} + \mathsf{CF}));$ 

### **Flags Affected**

The OF, SF, ZF, AF, PF, and CF flags are set according to the result.

#### **Protected Mode Exceptions**

#GP(0)	If the destination is located in a non-writable segment.		
	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.		
	If the DS, ES, FS, or GS register contains a NULL segment selector.		
#SS(0)	If a memory operand effective address is outside the SS segment limit.		
#PF(fault-code)	If a page fault occurs.		
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.		

### **Real-Address Mode Exceptions**

#GP	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS	If a memory operand effective address is outside the SS segment limit.

#### Virtual-8086 Mode Exceptions

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made.

### **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

### **64-Bit Mode Exceptions**

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.

#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.+

# SCAS/SCASB/SCASW/SCASD—Scan String

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
AE	SCAS m8	Valid	Valid	Compare AL with byte at ES:(E)DI or RDI, then set status flags <sup>1</sup> .
AF	SCAS m16	Valid	Valid	Compare AX with word at ES:(E)DI or RDI, then set status flags. <sup>a</sup>
AF	SCAS <i>m32</i>	Valid	Valid	Compare EAX with doubleword at ES(E)DI or RDI then set status flags. <sup>a</sup>
REX.W + AF	SCAS m64	Valid	N.E.	Compare RAX with quadword at RDI or EDI then set status flags.
AE	SCASB	Valid	Valid	Compare AL with byte at ES:(E)DI or RDI then set status flags. <sup>a</sup>
AF	SCASW	Valid	Valid	Compare AX with word at ES:(E)DI or RDI then set status flags. <sup>a</sup>
AF	SCASD	Valid	Valid	Compare EAX with doubleword at ES:(E)DI or RDI then set status flags. <sup>a</sup>
REX.W + AF	SCASQ	Valid	N.E.	Compare RAX with quadword at RDI or EDI then set status flags.

#### **NOTES:**

1. In 64-bit mode, only 64-bit (RDI) and 32-bit (EDI) address sizes are supported. In non-64-bit mode, only 32-bit (EDI) and 16-bit (DI) address sizes are supported.

#### Description

In non-64-bit modes and in default 64-bit mode: this instruction compares a byte, word, doubleword or quadword specified using a memory operand with the value in AL, AX, or EAX. It then sets status flags in EFLAGS recording the results. The memory operand address is read from ES: (E)DI register (depending on the address-size attribute of the instruction and the current operational mode). Note that ES cannot be overridden with a segment override prefix.

At the assembly-code level, two forms of this instruction are allowed. The explicitoperand form and the no-operands form. The explicit-operand form (specified using the SCAS mnemonic) allows a memory operand to be specified explicitly. The memory operand must be a symbol that indicates the size and location of the operand value. The register operand is then automatically selected to match the size of the memory operand (AL register for byte comparisons, AX for word comparisons, EAX for doubleword comparisons). The explicit-operand form is provided to allow documentation. Note that the documentation provided by this form can be misleading. That is, the memory operand symbol must specify the correct type (size) of the operand (byte, word, or doubleword) but it does not have to specify the correct location. The location is always specified by ES: (E)DI. The no-operands form of the instruction uses a short form of SCAS. Again, ES: (E)DI is assumed to be the memory operand and AL, AX, or EAX is assumed to be the register operand. The size of operands is selected by the mnemonic: SCASB (byte comparison), SCASW (word comparison), or SCASD (doubleword comparison).

After the comparison, the (E)DI register is incremented or decremented automatically according to the setting of the DF flag in the EFLAGS register. If the DF flag is 0, the (E)DI register is incremented; if the DF flag is 1, the (E)DI register is decremented. The register is incremented or decremented by 1 for byte operations, by 2 for word operations, and by 4 for doubleword operations.

SCAS, SCASB, SCASW, SCASD, and SCASQ can be preceded by the REP prefix for block comparisons of ECX bytes, words, doublewords, or quadwords. Often, however, these instructions will be used in a LOOP construct that takes some action based on the setting of status flags. See "REP/REPE/REPZ/REPNE/REPNZ—Repeat String Operation Prefix" in this chapter for a description of the REP prefix.

In 64-bit mode, the instruction's default address size is 64-bits, 32-bit address size is supported using the prefix 67H. Using a REX prefix in the form of REX.W promotes operation on doubleword operand to 64 bits. The 64-bit no-operand mnemonic is SCASQ. Address of the memory operand is specified in either RDI or EDI, and AL/AX/EAX/RAX may be used as the register operand. After a comparison, the destination register is incremented or decremented by the current operand size (depending on the value of the DF flag). See the summary chart at the beginning of this section for encoding data and limits.

### Operation

Non-64-bit Mode: IF (Byte cmparison) THEN temp  $\leftarrow$  AL – SRC; SetStatusFlags(temp); THEN IF DF = 0 THEN (E)DI  $\leftarrow$  (E)DI + 1; ELSE (E)DI  $\leftarrow$  (E)DI – 1; FI; ELSE IF (Word comparison) THEN temp  $\leftarrow AX - SRC;$ SetStatusFlags(temp); IF DF = 0THEN (E)DI  $\leftarrow$  (E)DI + 2; ELSE (E)DI  $\leftarrow$  (E)DI – 2; FI; FI: ELSE IF (Doubleword comparison) THEN

```
temp \leftarrow EAX - SRC;
               SetStatusFlags(temp);
               IF DF = 0
                    THEN (E)DI \leftarrow (E)DI + 4;
                    ELSE (E)DI \leftarrow (E)DI – 4; FI;
         FI;
FI;
64-bit Mode:
IF (Byte cmparison)
    THEN
         temp \leftarrow AL – SRC;
         SetStatusFlags(temp);
               THEN IF DF = 0
                    THEN (R|E)DI \leftarrow (R|E)DI + 1;
                    ELSE (R|E)DI \leftarrow (R|E)DI – 1; FI;
    ELSE IF (Word comparison)
         THEN
               temp \leftarrow AX – SRC;
               SetStatusFlags(temp);
               IF DF = 0
                    THEN (R|E)DI \leftarrow (R|E)DI + 2;
                    ELSE (R|E)DI \leftarrow (R|E)DI - 2; FI;
         FI;
    ELSE IF (Doubleword comparison)
         THEN
               temp \leftarrow EAX - SRC;
               SetStatusFlags(temp);
               IF DF = 0
                    THEN (R|E)DI \leftarrow (R|E)DI + 4;
                    ELSE (R|E)DI \leftarrow (R|E)DI – 4; FI;
         FI;
    ELSE IF (Quadword comparison using REX.W)
         THEN
               temp \leftarrow RAX – SRC;
               SetStatusFlags(temp);
               IF DF = 0
                    THEN (R|E)DI \leftarrow (R|E)DI + 8;
                    ELSE (R|E)DI \leftarrow (R|E)DI - 8;
               FI:
    FI;
F
```

## **Flags Affected**

The OF, SF, ZF, AF, PF, and CF flags are set according to the temporary result of the comparison.

## Protected Mode Exceptions

#GP(0)	If a memory operand effective address is outside the limit of the ES segment.
	If the ES register contains a NULL segment selector.
	If an illegal memory operand effective address in the ES segment is given.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# **Real-Address Mode Exceptions**

#GP	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS	If a memory operand effective address is outside the SS segment limit.

#### Virtual-8086 Mode Exceptions

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made.

### **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#GP(0)	If the memory address is in a non-canonical form.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory
	reference is made while the current privilege level is 3.

# SETcc—Set Byte on Condition

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F 97	SETA r/m8	Valid	Valid	Set byte if above (CF=0 and ZF=0).
REX + 0F 97	SETA r/m8*	Valid	N.E.	Set byte if above (CF=0 and ZF=0).
0F 93	SETAE r/m8	Valid	Valid	Set byte if above or equal (CF=0).
REX + 0F 93	SETAE r/m8*	Valid	N.E.	Set byte if above or equal (CF=0).
0F 92	SETB r/m8	Valid	Valid	Set byte if below (CF=1).
REX + 0F 92	SETB r/m8*	Valid	N.E.	Set byte if below (CF=1).
0F 96	SETBE r/m8	Valid	Valid	Set byte if below or equal (CF=1 or ZF=1).
REX + 0F 96	SETBE r/m8*	Valid	N.E.	Set byte if below or equal (CF=1 or ZF=1).
0F 92	SETC r/m8	Valid	Valid	Set byte if carry (CF=1).
REX + 0F 92	SETC r/m8*	Valid	N.E.	Set byte if carry (CF=1).
0F 94	SETE r/m8	Valid	Valid	Set byte if equal (ZF=1).
REX + 0F 94	SETE r/m8*	Valid	N.E.	Set byte if equal (ZF=1).
0F 9F	SETG r/m8	Valid	Valid	Set byte if greater (ZF=0 and SF=0F).
REX + 0F 9F	SETG r/m8*	Valid	N.E.	Set byte if greater (ZF=0 and SF=0F).
0F 9D	SETGE r/m8	Valid	Valid	Set byte if greater or equal (SF=OF).
REX + OF 9D	SETGE <i>r/m8*</i>	Valid	N.E.	Set byte if greater or equal (SF=OF).
0F 9C	SETL r/m8	Valid	Valid	Set byte if less (SF≠ OF).
REX + 0F 9C	SETL r/m8*	Valid	N.E.	Set byte if less (SF≠ OF).
0F 9E	SETLE r/m8	Valid	Valid	Set byte if less or equal (ZF=1 or SF≠ OF).
REX + OF 9E	SETLE r/m8*	Valid	N.E.	Set byte if less or equal (ZF=1 or SF≠ OF).
0F 96	SETNA r/m8	Valid	Valid	Set byte if not above (CF=1 or ZF=1).
REX + 0F 96	SETNA r/m8*	Valid	N.E.	Set byte if not above (CF=1 or ZF=1).
0F 92	SETNAE r/m8	Valid	Valid	Set byte if not above or equal (CF=1).

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
REX + 0F 92	SETNAE r/m8*	Valid	N.E.	Set byte if not above or equal (CF=1).
0F 93	SETNB r/m8	Valid	Valid	Set byte if not below (CF=0).
REX + 0F 93	SETNB r/m8*	Valid	N.E.	Set byte if not below (CF=0).
0F 97	SETNBE r/m8	Valid	Valid	Set byte if not below or equal (CF=0 and ZF=0).
REX + 0F 97	SETNBE r/m8*	Valid	N.E.	Set byte if not below or equal (CF=0 and ZF=0).
0F 93	SETNC r/m8	Valid	Valid	Set byte if not carry (CF=0).
REX + 0F 93	SETNC r/m8*	Valid	N.E.	Set byte if not carry (CF=0).
0F 95	SETNE r/m8	Valid	Valid	Set byte if not equal (ZF=0).
REX + 0F 95	SETNE r/m8*	Valid	N.E.	Set byte if not equal (ZF=0).
0F 9E	SETNG <i>r/m8</i>	Valid	Valid	Set byte if not greater (ZF=1 or SF≠ OF)
REX + 0F 9E	SETNG <i>r/m8</i> *	Valid	N.E.	Set byte if not greater (ZF=1 or SF≠ OF).
0F 9C	SETNGE r/m8	Valid	Valid	Set byte if not greater or equal (SF≠ OF).
REX + 0F 9C	SETNGE r/m8*	Valid	N.E.	Set byte if not greater or equal (SF≠ OF).
OF 9D	SETNL r/m8	Valid	Valid	Set byte if not less (SF=OF).
REX + 0F 9D	SETNL r/m8*	Valid	N.E.	Set byte if not less (SF=OF).
0F 9F	SETNLE r/m8	Valid	Valid	Set byte if not less or equal (ZF=0 and SF=0F).
REX + 0F 9F	SETNLE r/m8*	Valid	N.E.	Set byte if not less or equal (ZF=0 and SF=0F).
0F 91	SETNO r/m8	Valid	Valid	Set byte if not overflow (OF=0).
REX + 0F 91	SETNO r/m8*	Valid	N.E.	Set byte if not overflow (OF=0).
OF 9B	SETNP r/m8	Valid	Valid	Set byte if not parity (PF=0).
REX + 0F 9B	SETNP r/m8*	Valid	N.E.	Set byte if not parity (PF=0).
0F 99	SETNS r/m8	Valid	Valid	Set byte if not sign (SF=0).
REX + 0F 99	SETNS r/m8*	Valid	N.E.	Set byte if not sign (SF=0).
0F 95	SETNZ r/m8	Valid	Valid	Set byte if not zero (ZF=0).
REX + 0F 95	SETNZ r/m8*	Valid	N.E.	Set byte if not zero (ZF=0).
0F 90	SETO r/m8	Valid	Valid	Set byte if overflow (OF=1)
REX + 0F 90	SETO r/m8*	Valid	N.E.	Set byte if overflow (OF=1).
OF 9A	SETP r/m8	Valid	Valid	Set byte if parity (PF=1).
REX + 0F 9A	SETP r/m8*	Valid	N.E.	Set byte if parity (PF=1).
OF 9A	SETPE r/m8	Valid	Valid	Set byte if parity even (PF=1).

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
REX + 0F 9A	SETPE r/m8*	Valid	N.E.	Set byte if parity even (PF=1).
OF 9B	SETPO r/m8	Valid	Valid	Set byte if parity odd (PF=0).
REX + 0F 9B	SETPO r/m8*	Valid	N.E.	Set byte if parity odd (PF=0).
0F 98	SETS r/m8	Valid	Valid	Set byte if sign (SF=1).
REX + 0F 98	SETS r/m8*	Valid	N.E.	Set byte if sign (SF=1).
0F 94	SETZ r/m8	Valid	Valid	Set byte if zero (ZF=1).
REX + 0F 94	SETZ r/m8*	Valid	N.E.	Set byte if zero (ZF=1).

#### NOTES:

\* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

#### Description

Sets the destination operand to 0 or 1 depending on the settings of the status flags (CF, SF, OF, ZF, and PF) in the EFLAGS register. The destination operand points to a byte register or a byte in memory. The condition code suffix (*cc*) indicates the condition being tested for.

The terms "above" and "below" are associated with the CF flag and refer to the relationship between two unsigned integer values. The terms "greater" and "less" are associated with the SF and OF flags and refer to the relationship between two signed integer values.

Many of the SET*cc* instruction opcodes have alternate mnemonics. For example, SETG (set byte if greater) and SETNLE (set if not less or equal) have the same opcode and test for the same condition: ZF equals 0 and SF equals OF. These alternate mnemonics are provided to make code more intelligible. Appendix B, "EFLAGS Condition Codes," in the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1*, shows the alternate mnemonics for various test conditions.

Some languages represent a logical one as an integer with all bits set. This representation can be obtained by choosing the logically opposite condition for the SET*cc* instruction, then decrementing the result. For example, to test for overflow, use the SETNO instruction, then decrement the result.

In IA-64 mode, the operand size is fixed at 8 bits. Use of REX prefix enable uniform addressing to additional byte registers. Otherwise, this instruction's operation is the same as in legacy mode and compatibility mode.

#### Operation

```
IF condition
THEN DEST \leftarrow 1;
ELSE DEST \leftarrow 0;
FI:
```

## **Flags Affected**

None.

# **Protected Mode Exceptions**

#GP(0)	If the destination is located in a non-writable segment. If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	If the DS, ES, FS, or GS register contains a NULL segment selector.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.

# **Real-Address Mode Exceptions**

#GP	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS	If a memory operand effective address is outside the SS segment limit.

### Virtual-8086 Mode Exceptions

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.

# **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
#PF(fault-code)	If a page fault occurs.

# SFENCE—Store Fence

		64-Bit	Compat	
Opcode	Instruction	Mode	/Leg Mode	Description
0F AE /7	SFENCE	Valid	Valid	Serializes store operations.

### Description

Performs a serializing operation on all store-to-memory instructions that were issued prior the SFENCE instruction. This serializing operation guarantees that every store instruction that precedes in program order the SFENCE instruction is globally visible before any store instruction that follows the SFENCE instruction is globally visible. The SFENCE instruction is ordered with respect store instructions, other SFENCE instructions, any MFENCE instructions, and any serializing instructions (such as the CPUID instruction). It is not ordered with respect to load instructions or the LFENCE instruction.

Weakly ordered memory types can be used to achieve higher processor performance through such techniques as out-of-order issue, write-combining, and writecollapsing. The degree to which a consumer of data recognizes or knows that the data is weakly ordered varies among applications and may be unknown to the producer of this data. The SFENCE instruction provides a performance-efficient way of insuring store ordering between routines that produce weakly-ordered results and routines that consume this data.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

### Operation

Wait\_On\_Following\_Stores\_Until(preceding\_stores\_globally\_visible);

#### Intel C/C++ Compiler Intrinsic Equivalent

void\_mm\_sfence(void)

#### Exceptions (All Operating Modes)

None.

<b>Opcode*</b> Instruction OF 01 /0 SGDT m	<b>64-Bit</b> Mode Valid	<b>Compat/</b> Leg Mode Valid	<b>Description</b> Store GDTR to <i>m.</i>
---	--------------------------------	--	---

# SGDT—Store Global Descriptor Table Register

NOTES:

\* See IA-32 Architecture Compatibility section below.

### Description

Stores the content of the global descriptor table register (GDTR) in the destination operand. The destination operand specifies a memory location.

In legacy or compatibility mode, the destination operand is a 6-byte memory location. If the operand-size attribute is 16 bits, the limit is stored in the low 2 bytes and the 24-bit base address is stored in bytes 3-5, and byte 6 is zero-filled. If the operand-size attribute is 32 bits, the 16-bit limit field of the register is stored in the low 2 bytes of the memory location and the 32-bit base address is stored in the high 4 bytes.

In IA-32e mode, the operand size is fixed at 8+2 bytes. The instruction stores an 8byte base and a 2-byte limit.

SGDT is useful only by operating-system software. However, it can be used in application programs without causing an exception to be generated. See

"LGDT/LIDT—Load Global/Interrupt Descriptor Table Register" in Chapter 3, *Intel®* 64 and IA-32 Architectures Software Developer's Manual, Volume 2A, for information on loading the GDTR and IDTR.

#### **IA-32 Architecture Compatibility**

The 16-bit form of the SGDT is compatible with the Intel 286 processor if the upper 8 bits are not referenced. The Intel 286 processor fills these bits with 1s; the Pentium 4, Intel Xeon, P6 processor family, Pentium, Intel486, and Intel386<sup>™</sup> processors fill these bits with 0s.

#### Operation

```
IF instruction is SGDT

IF OperandSize = 16

THEN

DEST[0:15] \leftarrow GDTR(Limit);

DEST[16:39] \leftarrow GDTR(Base); (* 24 bits of base address stored *)

DEST[40:47] \leftarrow 0;

ELSE IF (32-bit Operand Size)

DEST[0:15] \leftarrow GDTR(Limit);
```

```
\begin{array}{l} \mathsf{DEST}[16:47] \leftarrow \mathsf{GDTR}(\mathsf{Base}); \mbox{ (* Full 32-bit base address stored *)}\\ \mathsf{Fl};\\ \mathsf{ELSE} \mbox{ (* 64-bit Operand Size *)}\\ \mathsf{DEST}[0:15] \leftarrow \mathsf{GDTR}(\mathsf{Limit});\\ \mathsf{DEST}[16:79] \leftarrow \mathsf{GDTR}(\mathsf{Base}); \mbox{ (* Full 64-bit base address stored *)}\\ \mathsf{Fl};\\ \end{array}
```

# **Flags Affected**

None.

FI;

### **Protected Mode Exceptions**

If the destination operand is a register.
If the destination is located in a non-writable segment.
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.
If a memory operand effective address is outside the SS segment limit.
If a page fault occurs.
If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# **Real-Address Mode Exceptions**

#UD	If the destination operand is a register.
#GP	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS	If a memory operand effective address is outside the SS segment limit.

## Virtual-8086 Mode Exceptions

#UD	If the destination operand is a register.
#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code) #AC(0)	If a page fault occurs. If alignment checking is enabled and an unaligned memory
	reference is made.

# **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#SS(0)	If a memory address referencing the SS segment is in a non-canonical form.
#UD	If the destination operand is a register.
#GP(0)	If the memory address is in a non-canonical form.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# SHLD—Double Precision Shift Left

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
OF A4	SHLD r/m16, r16, imm8	Valid	Valid	Shift <i>r/m16</i> to left <i>imm8</i> places while shifting bits from <i>r16</i> in from the right.
OF A5	SHLD <i>r/m16, r16,</i> CL	Valid	Valid	Shift <i>r/m16</i> to left CL places while shifting bits from <i>r16</i> in from the right.
OF A4	SHLD r/m32, r32, imm8	Valid	Valid	Shift <i>r/m32</i> to left <i>imm8</i> places while shifting bits from <i>r32</i> in from the right.
REX.W + OF A4	SHLD r/m64, r64, imm8	Valid	N.E.	Shift <i>r/m64</i> to left <i>imm8</i> places while shifting bits from <i>r64</i> in from the right.
OF A5	SHLD <i>r/m32, r32</i> , CL	Valid	Valid	Shift <i>r/m32</i> to left CL places while shifting bits from <i>r32</i> in from the right.
REX.W + 0F A5	SHLD <i>r/m64, r64</i> , CL	Valid	N.E.	Shift <i>r/m64</i> to left CL places while shifting bits from <i>r64</i> in from the right.

### Description

The SHLD instruction is used for multi-precision shifts of 64 bits or more.

The instruction shifts the first operand (destination operand) to the left the number of bits specified by the third operand (count operand). The second operand (source operand) provides bits to shift in from the right (starting with bit 0 of the destination operand).

The destination operand can be a register or a memory location; the source operand is a register. The count operand is an unsigned integer that can be stored in an immediate byte or in the CL register. If the count operand is CL, the shift count is the logical AND of CL and a count mask. In non-64-bit modes and default 64-bit mode; only bits 0 through 4 of the count are used. This masks the count to a value between 0 and 31. If a count is greater than the operand size, the result is undefined.

If the count is 1 or greater, the CF flag is filled with the last bit shifted out of the destination operand. For a 1-bit shift, the OF flag is set if a sign change occurred; otherwise, it is cleared. If the count operand is 0, flags are not affected.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits (upgrading the count mask to 6 bits). See the summary chart at the beginning of this section for encoding data and limits.

### Operation

```
IF (In 64-Bit Mode and REX.W = 1)
   THEN COUNT ← COUNT MOD 64;
   ELSE COUNT \leftarrow COUNT MOD 32;
FI
SIZE ← OperandSize;
IF COUNT = 0
   THEN
        No operation;
   ELSE
        IF COUNT > SIZE
             THEN (* Bad parameters *)
                  DEST is undefined;
                  CF, OF, SF, ZF, AF, PF are undefined;
             ELSE (* Perform the shift *)
                  CF \leftarrow BIT[DEST, SIZE - COUNT];
                  (* Last bit shifted out on exit *)
                  FOR i ← SIZE - 1 DOWN TO COUNT
                      DO
                            Bit(DEST, i) \leftarrow Bit(DEST, i - COUNT);
                       OD:
                  FOR i ← COUNT - 1 DOWN TO 0
                       DO
                            BIT[DEST, i] \leftarrow BIT[SRC, i - COUNT + SIZE];
                      OD:
        FI:
```

FI;

# **Flags Affected**

If the count is 1 or greater, the CF flag is filled with the last bit shifted out of the destination operand and the SF, ZF, and PF flags are set according to the value of the result. For a 1-bit shift, the OF flag is set if a sign change occurred; otherwise, it is cleared. For shifts greater than 1 bit, the OF flag is undefined. If a shift occurs, the AF flag is undefined. If the count operand is 0, the flags are not affected. If the count is greater than the operand size, the flags are undefined.

#### **Protected Mode Exceptions**

#GP(0)

If the destination is located in a non-writable segment. If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. If the DS, ES, FS, or GS register contains a NULL segment selector.

#### **INSTRUCTION SET REFERENCE, N-Z**

#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# **Real-Address Mode Exceptions**

#GP	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS	If a memory operand effective address is outside the SS segment limit.

# Virtual-8086 Mode Exceptions

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made.

# **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# SHRD—Double Precision Shift Right

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
OF AC	SHRD r/m16, r16, imm8	Valid	Valid	Shift <i>r/m16</i> to right <i>imm8</i> places while shifting bits from <i>r16</i> in from the left.
OF AD	SHRD <i>r/m16,</i> <i>r16</i> , CL	Valid	Valid	Shift <i>r/m16</i> to right CL places while shifting bits from <i>r16</i> in from the left.
OF AC	SHRD r/m32, r32, mm8	Valid	Valid	Shift <i>r/m32</i> to right <i>imm8</i> places while shifting bits from <i>r32</i> in from the left.
REX.W + OF AC	SHRD r/m64, r64, imm8	Valid	N.E.	Shift <i>r/m64</i> to right <i>imm8</i> places while shifting bits from <i>r64</i> in from the left.
OF AD	SHRD <i>r/m32,</i> <i>r32</i> , CL	Valid	Valid	Shift <i>r/m32</i> to right CL places while shifting bits from <i>r32</i> in from the left.
REX.W + OF AD	SHRD r/m64, r64, CL	Valid	N.E.	Shift <i>r/m64</i> to right CL places while shifting bits from <i>r64</i> in from the left.

### Description

The SHRD instruction is useful for multi-precision shifts of 64 bits or more.

The instruction shifts the first operand (destination operand) to the right the number of bits specified by the third operand (count operand). The second operand (source operand) provides bits to shift in from the left (starting with the most significant bit of the destination operand).

The destination operand can be a register or a memory location; the source operand is a register. The count operand is an unsigned integer that can be stored in an immediate byte or the CL register. If the count operand is CL, the shift count is the logical AND of CL and a count mask. In non-64-bit modes and default 64-bit mode, the width of the count mask is 5 bits. Only bits 0 through 4 of the count register are used (masking the count to a value between 0 and 31). If the count is greater than the operand size, the result is undefined.

If the count is 1 or greater, the CF flag is filled with the last bit shifted out of the destination operand. For a 1-bit shift, the OF flag is set if a sign change occurred; otherwise, it is cleared. If the count operand is 0, flags are not affected.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits (upgrading the count mask

to 6 bits). See the summary chart at the beginning of this section for encoding data and limits.

#### Operation

```
IF (In 64-Bit Mode and REX.W = 1)
   THEN COUNT ← COUNT MOD 64;
   ELSE COUNT ← COUNT MOD 32;
FI
SIZE \leftarrow OperandSize;
IF COUNT = 0
   THEN
        No operation;
   ELSE
        IF COUNT > SIZE
             THEN (* Bad parameters *)
                  DEST is undefined:
                  CF, OF, SF, ZF, AF, PF are undefined;
             ELSE (* Perform the shift *)
                  CF \leftarrow BIT[DEST, COUNT - 1]; (* Last bit shifted out on exit *)
                  FOR i ← 0 TO SIZE - 1 - COUNT
                       DO
                            BIT[DEST, i] \leftarrow BIT[DEST, i + COUNT];
                       OD:
                  FOR i ← SIZE - COUNT TO SIZE - 1
                       DO
                            BIT[DEST,i] \leftarrow BIT[SRC, i + COUNT - SIZE];
                       OD:
        FI:
FI:
```

```
Flags Affected
```

If the count is 1 or greater, the CF flag is filled with the last bit shifted out of the destination operand and the SF, ZF, and PF flags are set according to the value of the result. For a 1-bit shift, the OF flag is set if a sign change occurred; otherwise, it is cleared. For shifts greater than 1 bit, the OF flag is undefined. If a shift occurs, the AF flag is undefined. If the count operand is 0, the flags are not affected. If the count is greater than the operand size, the flags are undefined.

#### Protected Mode Exceptions

```
#GP(0) If the destination is located in a non-writable segment.
If a memory operand effective address is outside the CS, DS,
ES, FS, or GS segment limit.
```

	If the DS, ES, FS, or GS register contains a NULL segment selector.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# **Real-Address Mode Exceptions**

#GP	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS	If a memory operand effective address is outside the SS segment limit.

## Virtual-8086 Mode Exceptions

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made.

# **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# SHUFPD—Shuffle Packed Double-Precision Floating-Point Values

Opcode	Instruction	64- Bit Mode	Compat/ Leg Mode	Description
66 OF C6 / <i>r</i> ib	SHUFPD xmm1, xmm2/m128, imm8	Valid	Valid	Shuffle packed double- precision floating-point values selected by <i>imm8</i> from <i>xmm1</i> and <i>xmm2/m128</i> to <i>xmm1</i> .

### Description

Moves either of the two packed double-precision floating-point values from destination operand (first operand) into the low quadword of the destination operand; moves either of the two packed double-precision floating-point values from the source operand into to the high quadword of the destination operand (see Figure 4-13). The select operand (third operand) determines which values are moved to the destination operand.




Figure 4-13. SHUFPD Shuffle Operation

The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. The select operand is an 8-bit immediate: bit 0 selects which value is moved from the destination operand to the result (where 0 selects the low quadword and 1 selects the high quadword) and bit 1 selects which value is moved from the source operand to the result. Bits 2 through 7 of the select operand are reserved and must be set to 0.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

## Operation

IF SELECT[0] = 0 THEN DEST[63:0] ← DEST[63:0]; ELSE DEST[63:0] ← DEST[127:64]; FI;

 $\begin{array}{l} \text{IF SELECT[1]} = 0 \\ \text{THEN DEST[127:64]} \leftarrow \text{SRC[63:0];} \\ \text{ELSE DEST[127:64]} \leftarrow \text{SRC[127:64]; FI;} \end{array}$ 

# Intel C/C++ Compiler Intrinsic Equivalent

SHUFPD \_\_m128d \_mm\_shuffle\_pd(\_\_m128d a, \_\_m128d b, unsigned int imm8)

### SIMD Floating-Point Exceptions

None.

#### **Protected Mode Exceptions**

#GP(0)	For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
	If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0)	For an illegal address in the SS segment.
#PF(fault-code)	For a page fault.
#NM	If CR0.TS[bit 3] = 1.
#UD	If CR0.EM[bit 2] = 1.
	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE2[bit $26$ ] = 0.

#### **Real-Address Mode Exceptions**

#GP(0)	If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM	If CR0.TS[bit 3] = 1.
#UD	If CR0.EM[bit 2] = 1.
	If $CR4.OSFXSR[bit 9] = 0.$
	If CPUID.01H:EDX.SSE2[bit $26$ ] = 0.

#### Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code) For a page fault.

# **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If the memory address is in a non-canonical form.
#PF(fault-code)	For a page fault.
#NM	If CR0.TS[bit 3] = 1.
#UD	If CR0.EM[bit 2] = 1.
	If $CR4.OSFXSR[bit 9] = 0.$
	If CPUID.01H: EDX.SSE2[bit 26] = 0.

# SHUFPS—Shuffle Packed Single-Precision Floating-Point Values

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F C6 / <i>r</i> ib	SHUFPS xmm1, xmm2/m128, imm8	Valid	Valid	Shuffle packed single-precision floating-point values selected by <i>imm8</i> from <i>xmm1</i> and <i>xmm1/m128</i> to <i>xmm1</i> .

### Description

Moves two of the four packed single-precision floating-point values from the destination operand (first operand) into the low quadword of the destination operand; moves two of the four packed single-precision floating-point values from the source operand (second operand) into to the high quadword of the destination operand (see Figure 4-14). The select operand (third operand) determines which values are moved to the destination operand.




Figure 4-14. SHUFPS Shuffle Operation

The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. The select operand is an 8-bit immediate: bits 0 and 1 select the value to be moved from the destination operand to the low doubleword of the result, bits 2 and 3 select the value to be moved from the destination operand to the second doubleword of the result, bits 4 and 5 select the value to be moved from the source operand to the third doubleword of the result, and bits 6 and 7 select the value to be moved from the source operand to the high doubleword of the result.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

### Operation

CASE (SELECT[1:0]) OF

- 0: DEST[31:0] ← DEST[31:0];
- 1: DEST[31:0]  $\leftarrow$  DEST[63:32];
- 2: DEST[31:0] ← DEST[95:64];
- 3: DEST[31:0] ← DEST[127:96];

ESAC;

CASE (SELECT[3:2]) OF

- 0: DEST[63:32] ← DEST[31:0];
- 1: DEST[63:32] ← DEST[63:32];
- 2: DEST[63:32] ← DEST[95:64];
- 3: DEST[63:32] ← DEST[127:96];

ESAC;

CASE (SELECT[5:4]) OF

- 0: DEST[95:64]  $\leftarrow$  SRC[31:0];
- 1: DEST[95:64] ← SRC[63:32];
- 2: DEST[95:64] ← SRC[95:64];
- 3: DEST[95:64] ← SRC[127:96];

ESAC;

### CASE (SELECT[7:6]) OF

- 0: DEST[127:96] ← SRC[31:0];
- 1: DEST[127:96] ← SRC[63:32];
- 2: DEST[127:96] ← SRC[95:64];
- 3: DEST[127:96] ← SRC[127:96];

ESAC;

### Intel C/C++ Compiler Intrinsic Equivalent

SHUFPS \_\_m128 \_mm\_shuffle\_ps(\_\_m128 a, \_\_m128 b, unsigned int imm8)

### SIMD Floating-Point Exceptions

None.

#### **Protected Mode Exceptions**

#GP(0)	For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
	If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0)	For an illegal address in the SS segment.
#PF(fault-code)	For a page fault.

#NM	If CR0.TS[bit 3] = 1.
#UD	If CR0.EM[bit 2] = 1.
	If CR4.OSFXSR[bit 9] = $0$ .
	If CPUID.01H:EDX.SSE[bit 25] = 0.

## **Real-Address Mode Exceptions**

#GP(0)	If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM	If CR0.TS[bit 3] = 1.
#UD	If CR0.EM[bit 2] = 1.
	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE[bit $25$ ] = 0.

# Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode #PF(fault-code) For a page fault.

## **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If the memory address is in a non-canonical form.
#PF(fault-code)	For a page fault.
#NM	If CR0.TS[bit 3] = 1.
#UD	If CR0.EM[bit 2] = 1.
	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE[bit $25$ ] = 0.

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
OF 01 /1	SIDT m	Valid	Valid	Store IDTR to <i>m.</i>

# SIDT—Store Interrupt Descriptor Table Register

### Description

Stores the content the interrupt descriptor table register (IDTR) in the destination operand. The destination operand specifies a 6-byte memory location.

In non-64-bit modes, if the operand-size attribute is 32 bits, the 16-bit limit field of the register is stored in the low 2 bytes of the memory location and the 32-bit base address is stored in the high 4 bytes. If the operand-size attribute is 16 bits, the limit is stored in the low 2 bytes and the 24-bit base address is stored in the third, fourth, and fifth byte, with the sixth byte filled with 0s.

In 64-bit mode, the operand size fixed at 8+2 bytes. The instruction stores 8-byte base and 2-byte limit values.

SIDT is only useful in operating-system software; however, it can be used in application programs without causing an exception to be generated. See "LGDT/LIDT—Load Global/Interrupt Descriptor Table Register" in Chapter 3, *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A*, for information on loading the GDTR and IDTR.

### IA-32 Architecture Compatibility

The 16-bit form of SIDT is compatible with the Intel 286 processor if the upper 8 bits are not referenced. The Intel 286 processor fills these bits with 1s; the Pentium 4, Intel Xeon, P6 processor family, Pentium, Intel486, and Intel386 processors fill these bits with 0s.

### Operation

```
IF instruction is SIDT

THEN

IF OperandSize = 16

THEN

DEST[0:15] \leftarrow IDTR(Limit);

DEST[16:39] \leftarrow IDTR(Base); (* 24 bits of base address stored; *)

DEST[40:47] \leftarrow 0;

ELSE IF (32-bit Operand Size)

DEST[0:15] \leftarrow IDTR(Limit);

DEST[16:47] \leftarrow IDTR(Base); FI; (* Full 32-bit base address stored *)

ELSE (* 64-bit Operand Size *)
```

DEST[0:15]  $\leftarrow$  IDTR(Limit);

DEST[16:79] ← IDTR(Base); (\* Full 64-bit base address stored \*)

FI;

# **Flags Affected**

FI:

None.

### **Protected Mode Exceptions**

#GP(0)	If the destination is located in a non-writable segment.
	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

#### **Real-Address Mode Exceptions**

#GP	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS	If a memory operand effective address is outside the SS segment limit.

### Virtual-8086 Mode Exceptions

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made.

# **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

# **64-Bit Mode Exceptions**

#SS(0) If a memory address referencing the SS segment is in a noncanonical form.

### **INSTRUCTION SET REFERENCE, N-Z**

#UD	If the destination operand is a register.
#GP(0)	If the memory address is in a non-canonical form.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F 00 /0	SLDT r/m16	Valid	Valid	Stores segment selector from LDTR in <i>r/m16</i> .
REX.W + 0F 00 /0	SLDT <i>r64/m16</i>	Valid	Valid	Stores segment selector from LDTR in <i>r64/m16</i> .

# SLDT—Store Local Descriptor Table Register

### Description

Stores the segment selector from the local descriptor table register (LDTR) in the destination operand. The destination operand can be a general-purpose register or a memory location. The segment selector stored with this instruction points to the segment descriptor (located in the GDT) for the current LDT. This instruction can only be executed in protected mode.

Outside IA-32e mode, when the destination operand is a 32-bit register, the 16-bit segment selector is copied into the low-order 16 bits of the register. The high-order 16 bits of the register are cleared for the Pentium 4, Intel Xeon, and P6 family processors. They are undefined for Pentium, Intel486, and Intel386 processors. When the destination operand is a memory location, the segment selector is written to memory as a 16-bit quantity, regardless of the operand size.

In compatibility mode, when the destination operand is a 32-bit register, the 16-bit segment selector is copied into the low-order 16 bits of the register. The high-order 16 bits of the register are cleared. When the destination operand is a memory location, the segment selector is written to memory as a 16-bit quantity, regardless of the operand size.

In 64-bit mode, using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). The behavior of SLDT with a 64-bit register is to zero-extend the 16-bit selector and store it in the register. If the destination is memory and operand size is 64, SLDT will write the 16-bit selector to memory as a 16-bit quantity, regardless of the operand size

#### Operation

DEST ← LDTR(SegmentSelector);

#### Flags Affected

None.

#### Protected Mode Exceptions

#GP(0)

If the destination is located in a non-writable segment.

	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

### **Real-Address Mode Exceptions**

#UD	The SLDT instruction is not recognized in real-address mode.
#0D	The SEDT instruction is not recognized in real-address mode.

### Virtual-8086 Mode Exceptions

#UD The SLDT instruction is not recognized in virtual-8086 mode.

# **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F 01 /4	SMSW r/m16	Valid	Valid	Store machine status word to r/m16.
0F 01 /4	SMSW r32/m16	Valid	Valid	Store machine status word in low-order 16 bits of <i>r32/m16</i> ; high-order 16 bits of <i>r32</i> are undefined.
REX.W + 0F 01 /4	SMSW r64/m16	Valid	Valid	Store machine status word in low-order 16 bits of <i>r64/m16</i> ; high-order 16 bits of <i>r32</i> are undefined.

# SMSW—Store Machine Status Word

### Description

Stores the machine status word (bits 0 through 15 of control register CR0) into the destination operand. The destination operand can be a general-purpose register or a memory location.

In non-64-bit modes, when the destination operand is a 32-bit register, the low-order 16 bits of register CR0 are copied into the low-order 16 bits of the register and the high-order 16 bits are undefined. When the destination operand is a memory location, the low-order 16 bits of register CR0 are written to memory as a 16-bit quantity, regardless of the operand size.

In 64-bit mode, the behavior of the SMSW instruction is defined by the following examples:

- SMSW r16 operand size 16, store CR0[15:0] in r16
- SMSW r32 operand size 32, zero-extend CR0[31:0], and store in r32
- SMSW r64 operand size 64, zero-extend CR0[63:0], and store in r64
- SMSW m16 operand size 16, store CR0[15:0] in m16
- SMSW m16 operand size 32, store CR0[15:0] in m16 (not m32)
- SMSW m16 operands size 64, store CR0[15:0] in m16 (not m64)

SMSW is only useful in operating-system software. However, it is not a privileged instruction and can be used in application programs. The is provided for compatibility with the Intel 286 processor. Programs and procedures intended to run on the Pentium 4, Intel Xeon, P6 family, Pentium, Intel486, and Intel386 processors should use the MOV (control registers) instruction to load the machine status word.

See "Changes to Instruction Behavior in VMX Non-Root Operation" in Chapter 21 of the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B*, for more information about the behavior of this instruction in VMX non-root operation.

## Operation

DEST ← CR0[15:0]; (\* Machine status word \*)

## **Flags Affected**

None.

### **Protected Mode Exceptions**

#GP(0)	If the destination is located in a non-writable segment.
	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

#### **Real-Address Mode Exceptions**

#GP	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0)	If a memory operand effective address is outside the SS segment limit.

# Virtual-8086 Mode Exceptions

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made.

# **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# SQRTPD—Compute Square Roots of Packed Double-Precision Floating-Point Values

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
66 0F 51 <i>\r</i>	SQRTPD xmm1, xmm2/m128	Valid	Valid	Computes square roots of the packed double-precision floating-point values in <i>xmm2/m128</i> and stores the results in <i>xmm1</i> .

### Description

Performs a SIMD computation of the square roots of the two packed double-precision floating-point values in the source operand (second operand) stores the packed double-precision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 11-3 in the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1,* for an illustration of a SIMD double-precision floating-point operation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

### Operation

DEST[63:0]  $\leftarrow$  SQRT(SRC[63:0]); DEST[127:64]  $\leftarrow$  SQRT(SRC[127:64]);

#### Intel C/C++ Compiler Intrinsic Equivalent

SQRTPD \_\_m128d \_mm\_sqrt\_pd (m128d a)

#### SIMD Floating-Point Exceptions

Invalid, Precision, Denormal.

#### **Protected Mode Exceptions**

For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
For an illegal address in the SS segment.
For a page fault.
If CR0.TS[bit 3] = 1.

#XM	If an unmasked SIMD floating-point exception and CR4.OSXM- MEXCPT[bit 10] = 1.
#UD	If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 0.
	If CR0.EM[bit 2] = 1.
	If CR4.OSFXSR[bit 9] = 0.CR4.OSXMMEXCPT(bit 10) is 1.
	If CPUID.01H: EDX.SSE2[bit $26$ ] = 0.

## **Real-Address Mode Exceptions**

#GP(0)	If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM	If CR0.TS[bit 3] = 1.
#XM	If an unmasked SIMD floating-point exception and CR4.OSXM- MEXCPT[bit 10] = 1.
#UD	If an unmasked SIMD floating-point exception and CR4.OSXM- MEXCPT[bit 10] = 0.
	If CR0.EM[bit 2] = 1.
	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE2[bit $26$ ] = 0.

### Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode #PF(fault-code) For a page fault.

### **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

If a memory address referencing the SS segment is in a non- canonical form.
If the memory address is in a non-canonical form.
If memory operand is not aligned on a 16-byte boundary, regardless of segment.
For a page fault.
If CR0.TS[bit 3] = 1.
If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 1.

#### **INSTRUCTION SET REFERENCE, N-Z**

#UD If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 0. If CR0.EM[bit 2] = 1. If CR4.OSFXSR[bit 9] = 0. If CPUID.01H:EDX.SSE2[bit 26] = 0.

# SQRTPS—Compute Square Roots of Packed Single-Precision Floating-Point Values

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F 51 /r	SQRTPS xmm1, xmm2/m128	Valid	Valid	Computes square roots of the packed single-precision floating-point values in <i>xmm2/m128</i> and stores the results in <i>xmm1</i> .

### Description

Performs a SIMD computation of the square roots of the four packed single-precision floating-point values in the source operand (second operand) stores the packed single-precision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 10-5 in the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1*, for an illustration of a SIMD single-precision floating-point operation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

#### Operation

 $\begin{array}{l} \mathsf{DEST[31:0]} \leftarrow \mathsf{SQRT}(\mathsf{SRC[31:0]});\\ \mathsf{DEST[63:32]} \leftarrow \mathsf{SQRT}(\mathsf{SRC[63:32]});\\ \mathsf{DEST[95:64]} \leftarrow \mathsf{SQRT}(\mathsf{SRC[95:64]});\\ \mathsf{DEST[127:96]} \leftarrow \mathsf{SQRT}(\mathsf{SRC[127:96]}); \end{array}$ 

#### Intel C/C++ Compiler Intrinsic Equivalent

SQRTPS \_\_m128 \_mm\_sqrt\_ps(\_\_m128 a)

#### SIMD Floating-Point Exceptions

Invalid, Precision, Denormal.

#### **Protected Mode Exceptions**

#GP(0)	For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
	If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0)	For an illegal address in the SS segment.
#PF(fault-code)	For a page fault.

#NM	If CR0.TS[bit 3] = 1.
#XM	If an unmasked SIMD floating-point exception and CR4.OSXM- MEXCPT[bit 10] = 1.
#UD	If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit $10$ ] = 0.
	If CRO.EM[bit 2] = 1.
	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: $EDX.SSE[bit 25] = 0.$

### **Real-Address Mode Exceptions**

#GP(0)	If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM	If CR0.TS[bit 3] = 1.
#XM	If an unmasked SIMD floating-point exception and CR4.OSXM- MEXCPT[bit 10] = 1.
#UD	If an unmasked SIMD floating-point exception and CR4.OSXM- MEXCPT[bit 10] = 0.
	If CR0.EM[bit 2] = 1.
	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE[bit $25$ ] = 0.

# Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode #PF(fault-code) For a page fault.

## **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
	If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#PF(fault-code)	For a page fault.
#NM	If CR0.TS[bit 3] = 1.
#XM	If an unmasked SIMD floating-point exception and CR4.OSXM- MEXCPT[bit 10] = 1.

#UD If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 0. If CR0.EM[bit 2] = 1. If CR4.OSFXSR[bit 9] = 0. If CPUID.01H:EDX.SSE[bit 25] = 0.

# SQRTSD—Compute Square Root of Scalar Double-Precision Floating-Point Value

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
F2 0F 51 /r	SQRTSD xmm1, xmm2/m64	Valid	Valid	Computes square root of the low double-precision floating- point value in <i>xmm2/m64</i> and stores the results in <i>xmm1</i> .

## Description

Computes the square root of the low double-precision floating-point value in the source operand (second operand) and stores the double-precision floating-point result in the destination operand. The source operand can be an XMM register or a 64-bit memory location. The destination operand is an XMM register. The high quadword of the destination operand remains unchanged. See Figure 11-4 in the *Intel®* 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a scalar double-precision floating-point operation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

## Operation

DEST[63:0]  $\leftarrow$  SQRT(SRC[63:0]); (\* DEST[127:64] unchanged \*)

## Intel C/C++ Compiler Intrinsic Equivalent

SQRTSD \_\_m128d \_mm\_sqrt\_sd (m128d a)

## SIMD Floating-Point Exceptions

Invalid, Precision, Denormal.

	For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
#SS(0)	For an illegal address in the SS segment.
#PF(fault-code)	For a page fault.
#NM	If CR0.TS[bit 3] = 1.
#XM	If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 1.

#UD	If an unmasked SIMD floating-point exception and CR4.OSXM- MEXCPT[bit 10] = 0.
	If CR0.EM[bit 2] = 1.
	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE2[bit $26$ ] = 0.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# **Real-Address Mode Exceptions**

GP(0)	If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM	If CR0.TS[bit 3] = 1.
#XM	If an unmasked SIMD floating-point exception and CR4.OSXM- MEXCPT[bit 10] = 1.
#UD	If an unmasked SIMD floating-point exception and CR4.OSXM- MEXCPT[bit 10] = 0.
	If CR0.EM[bit 2] = 1.
	If $CR4.OSFXSR[bit 9] = 0.$
	If CPUID.01H: $EDX.SSE2[bit 26] = 0.$

## Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code)	For a page fault.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made.

## **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
#PF(fault-code)	For a page fault.
#NM	If CR0.TS[bit 3] = 1.
#XM	If an unmasked SIMD floating-point exception and CR4.OSXM- MEXCPT[bit 10] = 1.

## INSTRUCTION SET REFERENCE, N-Z

#UD	If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 0.
	If CRO.EM[bit 2] = 1.
	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE2[bit $26$ ] = 0.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# SQRTSS—Compute Square Root of Scalar Single-Precision Floating-Point Value

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
F3 0F 51 /r	SQRTSS xmm1, xmm2/m32	Valid	Valid	Computes square root of the low single-precision floating-point value in <i>xmm2/m32</i> and stores the results in <i>xmm1</i> .

## Description

Computes the square root of the low single-precision floating-point value in the source operand (second operand) and stores the single-precision floating-point result in the destination operand. The source operand can be an XMM register or a 32-bit memory location. The destination operand is an XMM register. The three high-order doublewords of the destination operand remain unchanged. See Figure 10-6 in the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1*, for an illustration of a scalar single-precision floating-point operation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

## Operation

DEST[31:0]  $\leftarrow$  SQRT (SRC[31:0]); (\* DEST[127:64] unchanged \*)

## Intel C/C++ Compiler Intrinsic Equivalent

SQRTSS \_\_m128 \_mm\_sqrt\_ss(\_\_m128 a)

#### SIMD Floating-Point Exceptions

Invalid, Precision, Denormal.

#GP(0)	For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
#SS(0)	For an illegal address in the SS segment.
#PF(fault-code)	For a page fault.
#NM	If CR0.TS[bit 3] = 1.
#XM	If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 1.

#### **INSTRUCTION SET REFERENCE, N-Z**

#UD	If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 0.
	If CR0.EM[bit 2] = 1.
	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE[bit $25$ ] = 0.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# **Real-Address Mode Exceptions**

GP(0)	If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM	If CR0.TS[bit 3] = 1.
#XM	If an unmasked SIMD floating-point exception and CR4.OSXM- MEXCPT[bit 10] = 1.
#UD	If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 0.
	If CR0.EM[bit 2] = 1.
	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE[bit $25$ ] = 0.

## Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code)	For a page fault.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made.

## **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
#PF(fault-code)	For a page fault.
#NM	If CR0.TS[bit 3] = 1.
#XM	If an unmasked SIMD floating-point exception and CR4.OSXM- MEXCPT[bit 10] = 1.

#UD	If an unmasked SIMD floating-point exception and CR4.OSXM- MEXCPT[bit 10] = 0. If CR0.EM[bit 2] = 1.
	If $CR4.OSFXSR[bit 9] = 0.$
	If CPUID.01H: EDX.SSE[bit $25$ ] = 0.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# STC—Set Carry Flag

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
F9	STC	Valid	Valid	Set CF flag.

## Description

Sets the CF flag in the EFLAGS register.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

 $CF \leftarrow 1;$ 

## **Flags Affected**

The CF flag is set. The OF, ZF, SF, AF, and PF flags are unaffected.

## **Exceptions (All Operating Modes)**

None.

# STD—Set Direction Flag

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
FD	STD	Valid	Valid	Set DF flag.

## Description

Sets the DF flag in the EFLAGS register. When the DF flag is set to 1, string operations decrement the index registers (ESI and/or EDI).

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

#### Operation

 $\mathsf{DF} \gets \mathsf{1};$ 

## **Flags Affected**

The DF flag is set. The CF, OF, ZF, SF, AF, and PF flags are unaffected.

## **Exceptions (All Operating Modes)**

None.

# STI—Set Interrupt Flag

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
FB	STI	Valid	Valid	Set interrupt flag; external, maskable interrupts enabled at the end of the next instruction.

#### Description

If protected-mode virtual interrupts are not enabled, STI sets the interrupt flag (IF) in the EFLAGS register. After the IF flag is set, the processor begins responding to external, maskable interrupts after the next instruction is executed. The delayed effect of this instruction is provided to allow interrupts to be enabled just before returning from a procedure (or subroutine). For instance, if an STI instruction is followed by an RET instruction, the RET instruction is allowed to execute before external interrupts are recognized<sup>1</sup>. If the STI instruction is followed by a CLI instruction (which clears the IF flag), the effect of the STI instruction is negated.

The IF flag and the STI and CLI instructions do not prohibit the generation of exceptions and NMI interrupts. NMI interrupts (and SMIs) may be blocked for one macroinstruction following an STI.

When protected-mode virtual interrupts are enabled, CPL is 3, and IOPL is less than 3; STI sets the VIF flag in the EFLAGS register, leaving IF unaffected.

Table 4-4 indicates the action of the STI instruction depending on the processor's mode of operation and the CPL/IOPL settings of the running program or procedure.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

In the following instruction sequence, interrupts may be recognized before RET executes:

STI

STI

RET

The STI instruction delays recognition of interrupts only if it is executed with EFLAGS.IF = 0. In a sequence of STI instructions, only the first instruction in the sequence is guaranteed to delay interrupts.

PE	VM	IOPL	CPL	PVI	VIP	VME	STI Result
0	Х	Х	Х	Х	Х	Х	IF = 1
1	0	$\geq$ CPL	Х	Х	Х	Х	IF = 1
1	0	< CPL	3	1	0	Х	<b>VIF</b> = 1
1	0	< CPL	< 3	Х	Х	Х	GP Fault
1	0	< CPL	Х	0	Х	Х	GP Fault
1	0	< CPL	Х	Х	1	Х	GP Fault
1	1	3	Х	Х	Х	Х	IF = 1
1	1	< 3	Х	Х	0	1	VIF = 1
1	1	< 3	Х	Х	1	Х	GP Fault
1	1	< 3	Х	Х	Х	0	GP Fault
NOTES:							
X = This setting has no impact.							

#### Table 4-4. Decision Table for STI Results

## Operation

```
IF PE = 0 (* Executing in real-address mode *)
    THEN
         <u>IF</u> \leftarrow 1; (* Set Interrupt Flag *)
    ELSE (* Executing in protected mode or virtual-8086 mode *)
         IF VM = 0 (* Executing in protected mode*)
              THEN
                   IF IOPL \geq CPL
                         THEN
                              <u>IF</u> \leftarrow 1; (* Set Interrupt Flag *)
                    ELSE
                         IF (IOPL < CPL) and (CPL = 3) and (VIP = 0)
                              THEN
                                   <u>VIF</u> \leftarrow 1; (* Set Virtual Interrupt Flag *)
                              ELSE
                                    #GP(0);
                         FI;
                    FI;
              ELSE (* Executing in Virtual-8086 mode *)
                    IF IOPL = 3
                         THEN
                              <u>IF</u> \leftarrow 1; (* Set Interrupt Flag *)
```

```
ELSE

IF ((IOPL < 3) and (VIP = 0) and (VME = 1))

THEN

VIE \leftarrow 1; (* Set Virtual Interrupt Flag *)

ELSE

#GP(0); (* Trap to virtual-8086 monitor *)

FI;)

FI;

FI;
```

## **Flags Affected**

FI;

The <u>IF</u> flag is set to 1; or the <u>VIF</u> flag is set to 1.

#### **Protected Mode Exceptions**

#GP(0) If the CPL is greater (has less privilege) than the IOPL of the current program or procedure.

#### **Real-Address Mode Exceptions**

None.

#### Virtual-8086 Mode Exceptions

#GP(0) If the CPL is greater (has less privilege) than the IOPL of the current program or procedure.

#### **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#### **64-Bit Mode Exceptions**

Same exceptions as in Protected Mode.

# STMXCSR—Store MXCSR Register State

m32.
------

## Description

Stores the contents of the MXCSR control and status register to the destination operand. The destination operand is a 32-bit memory location. The reserved bits in the MXCSR register are stored as 0s.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

m32  $\leftarrow$  MXCSR;

#### Intel C/C++ Compiler Intrinsic Equivalent

\_mm\_getcsr(void)

#### **Exceptions**

None.

#### **Numeric Exceptions**

None.

#GP(0)	For an illegal memory operand effective address in the CS, DS, ES, FS, or GS segments.
#SS(0)	For an illegal address in the SS segment.
#PF(fault-code)	For a page fault.
#UD	If CR0.EM[bit 2] = 1.
#NM	If CR0.TS[bit 3] = 1.
#AC	For unaligned memory reference. To enable #AC exceptions, three conditions must be true: CR0.AM[bit 18] = 1, EFLAGS.AC[bit 18] = 1, current CPL = 3.
#UD	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE[bit $25$ ] = 0.

## **Real Address Mode Exceptions**

GP(0)	If any part of the operand would lie outside of the effective address space from 0 to 0FFFFH.
#UD	If CR0.EM[bit 2] = 1.
#NM	If CR0.TS[bit 3] = 1.
#UD	If $CR4.OSFXSR[bit 9] = 0.$
	If CPUID.01H: $EDX.SSE[bit 25] = 0.$

# Virtual 8086 Mode Exceptions

Same exceptions as in Real Address Mode.			
#PF(fault-code)	For a page fault.		
#AC	For unaligned memory reference.		

# **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
#PF(fault-code)	For a page fault.
#UD	If CR0.EM[bit 2] = 1.
#NM	If CR0.TS[bit 3] = 1.
#AC	For unaligned memory reference. To enable #AC exceptions, three conditions must be true: CR0.AM[bit 18] = 1, EFLAGS.AC[bit 18] = 1, current CPL = 3
#UD	If $CR4.OSFXSR[bit 9] = 0.$
#UD	If CPUID.01H: EDX.SSE[bit $25$ ] = 0.

# STOS/STOSB/STOSW/STOSD/STOSQ—Store String

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
AA	STOS m8	Valid	Valid	For legacy mode, store AL at address ES:(E)DI; For 64-bit mode store AL at address RDI or EDI.
AB	STOS m16	Valid	Valid	For legacy mode, store AX at address ES:(E)DI; For 64-bit mode store AX at address RDI or EDI.
AB	STOS <i>m32</i>	Valid	Valid	For legacy mode, store EAX at address ES:(E)DI; For 64-bit mode store EAX at address RDI or EDI.
REX.W + AB	STOS m64	Valid	N.E.	Store RAX at address RDI or EDI.
AA	STOSB	Valid	Valid	For legacy mode, store AL at address ES:(E)DI; For 64-bit mode store AL at address RDI or EDI.
AB	STOSW	Valid	Valid	For legacy mode, store AX at address ES:(E)DI; For 64-bit mode store AX at address RDI or EDI.
AB	STOSD	Valid	Valid	For legacy mode, store EAX at address ES:(E)DI; For 64-bit mode store EAX at address RDI or EDI.
REX.W + AB	STOSQ	Valid	N.E.	Store RAX at address RDI or EDI.

## Description

In non-64-bit and default 64-bit mode; stores a byte, word, or doubleword from the AL, AX, or EAX register (respectively) into the destination operand. The destination operand is a memory location, the address of which is read from either the ES:EDI or ES:DI register (depending on the address-size attribute of the instruction and the mode of operation). The ES segment cannot be overridden with a segment override prefix.

At the assembly-code level, two forms of the instruction are allowed: the "explicitoperands" form and the "no-operands" form. The explicit-operands form (specified with the STOS mnemonic) allows the destination operand to be specified explicitly. Here, the destination operand should be a symbol that indicates the size and location of the destination value. The source operand is then automatically selected to match the size of the destination operand (the AL register for byte operands, AX for word operands, EAX for doubleword operands). The explicit-operands form is provided to allow documentation; however, note that the documentation provided by this form can be misleading. That is, the destination operand symbol must specify the correct **type** (size) of the operand (byte, word, or doubleword), but it does not have to specify the correct **location**. The location is always specified by the ES: (E)DI register. These must be loaded correctly before the store string instruction is executed.

The no-operands form provides "short forms" of the byte, word, doubleword, and quadword versions of the STOS instructions. Here also ES: (E)DI is assumed to be the destination operand and AL, AX, or EAX is assumed to be the source operand. The size of the destination and source operands is selected by the mnemonic: STOSB (byte read from register AL), STOSW (word from AX), STOSD (doubleword from EAX).

After the byte, word, or doubleword is transferred from the register to the memory location, the (E)DI register is incremented or decremented according to the setting of the DF flag in the EFLAGS register. If the DF flag is 0, the register is incremented; if the DF flag is 1, the register is decremented (the register is incremented or decremented by 1 for byte operations, by 2 for word operations, by 4 for doubleword operations).

In 64-bit mode, the default address size is 64 bits, 32-bit address size is supported using the prefix 67H. Using a REX prefix in the form of REX.W promotes operation on doubleword operand to 64 bits. The promoted no-operand mnemonic is STOSQ. STOSQ (and its explicit operands variant) store a quadword from the RAX register into the destination addressed by RDI or EDI. See the summary chart at the beginning of this section for encoding data and limits.

The STOS, STOSB, STOSW, STOSD, STOSQ instructions can be preceded by the REP prefix for block loads of ECX bytes, words, or doublewords. More often, however, these instructions are used within a LOOP construct because data needs to be moved into the AL, AX, or EAX register before it can be stored. See

"REP/REPE/REPZ/REPNE/REPNZ—Repeat String Operation Prefix" in this chapter for a description of the REP prefix.

## Operation

Non-64-bit Mode:

```
IF (Byte store)

THEN

DEST \leftarrow AL;

THEN IF DF = 0

THEN (E)DI \leftarrow (E)DI + 1;

ELSE (E)DI \leftarrow (E)DI - 1;

FI;

ELSE IF (Word store)

THEN

DEST \leftarrow AX;

THEN IF DF = 0

THEN (E)DI \leftarrow (E)DI + 2;

ELSE (E)DI \leftarrow (E)DI - 2;
```

```
FI;
         FI;
    ELSE IF (Doubleword store)
         THEN
               DEST \leftarrow EAX;
                     THEN IF DF = 0
                          THEN (E)DI \leftarrow (E)DI + 4;
                          ELSE (E)DI \leftarrow (E)DI – 4;
                     FI;
         FI;
FI;
64-bit Mode:
IF (Byte store)
    THEN
         DEST \leftarrow AL;
               THEN IF DF = 0
                     THEN (R|E)DI \leftarrow (R|E)DI + 1;
                     ELSE (R|E)DI \leftarrow (R|E)DI - 1;
               FI:
    ELSE IF (Word store)
         THEN
               DEST \leftarrow AX;
                     THEN IF DF = 0
                          THEN (R|E)DI \leftarrow (R|E)DI + 2;
                          ELSE (R|E)DI \leftarrow (R|E)DI – 2;
                     FI;
         FI;
    ELSE IF (Doubleword store)
         THEN
               DEST \leftarrow EAX;
                     THEN IF DF = 0
                          THEN (R|E)DI \leftarrow (R|E)DI + 4;
                          ELSE (R|E)DI \leftarrow (R|E)DI – 4;
                    FI;
         FI:
    ELSE IF (Quadword store using REX.W)
         THEN
               DEST \leftarrow RAX;
                     THEN IF DF = 0
                          THEN (R|E)DI \leftarrow (R|E)DI + 8;
                          ELSE (R|E)DI \leftarrow (R|E)DI - 8;
                     FI:
```

FI;

FI;

## **Flags Affected**

None.

## **Protected Mode Exceptions**

#GP(0)	If the destination is located in a non-writable segment.		
	If a memory operand effective address is outside the limit of the ES segment.		
	If the ES register contains a NULL segment selector.		
#PF(fault-code)	If a page fault occurs.		
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.		

## **Real-Address Mode Exceptions**

#GP If a memory operand effective address is outside the ES segment limit.

#### Virtual-8086 Mode Exceptions

#GP(0)	If a memory operand effective address is outside the ES segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made.

# **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#GP(0)	If the memory address is in a non-canonical form.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# STR—Store Task Register

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F 00 /1	STR r/m16	Valid	Valid	Stores segment selector from TR in <i>r/m16</i> .

## Description

Stores the segment selector from the task register (TR) in the destination operand. The destination operand can be a general-purpose register or a memory location. The segment selector stored with this instruction points to the task state segment (TSS) for the currently running task.

When the destination operand is a 32-bit register, the 16-bit segment selector is copied into the lower 16 bits of the register and the upper 16 bits of the register are cleared. When the destination operand is a memory location, the segment selector is written to memory as a 16-bit quantity, regardless of operand size.

In 64-bit mode, operation is the same. The size of the memory operand is fixed at 16 bits. In register stores, the 2-byte TR is zero extended if stored to a 64-bit register.

The STR instruction is useful only in operating-system software. It can only be executed in protected mode.

## Operation

DEST  $\leftarrow$  TR(SegmentSelector);

#### **Flags Affected**

None.

#GP(0)	If the destination is a memory operand that is located in a non- writable segment or if the effective address is outside the CS, DS, ES, FS, or GS segment limit.
	If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

#### **Real-Address Mode Exceptions**

#UD The STR instruction is not recognized in real-address mode.

#### Virtual-8086 Mode Exceptions

#UD The STR instruction is not recognized in virtual-8086 mode.

## **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#GP(0)	If the memory address is in a non-canonical form.
#SS(U)	If the stack address is in a non-canonical form.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
2C ib	SUB AL, imm8	Valid	Valid	Subtract <i>imm8</i> from AL.
20 iw	SUB AX, imm16	Valid Valid	Valid Valid	Subtract <i>imm16</i> from AX.
2D iw 2D id		Valid	Valid Valid	Subtract <i>imm32</i> from EAX.
2010 REX.W + 2D id	SUB EAX, imm32	Valid Valid	N.E.	
REA.W + 20 10	SUB RAX, i <i>mm32</i>	Valiu	N.C.	Subtract <i>imm32</i> sign- extended to 64-bits from RAX.
80 /5 ib	SUB r/m8, imm8	Valid	Valid	Subtract <i>imm8</i> from <i>r/m8.</i>
REX + 80 /5 <i>ib</i>	SUB r/m8*, imm8	Valid	N.E.	Subtract <i>imm8</i> from <i>r/m8.</i>
81 /5 <i>iw</i>	SUB r/m16, imm16	Valid	Valid	Subtract <i>imm16</i> from r/m16.
81 /5 id	SUB r/m32, imm32	Valid	Valid	Subtract <i>imm32</i> from <i>r/m32.</i>
REX.W + 81 /5 id	SUB r/m64, imm32	Valid	N.E.	Subtract <i>imm32</i> sign- extended to 64-bits from <i>r/m64.</i>
83 /5 ib	SUB r/m16, imm8	Valid	Valid	Subtract sign-extended imm8 from r/m16.
83 /5 ib	SUB r/m32, imm8	Valid	Valid	Subtract sign-extended imm8 from r/m32.
REX.W + 83 /5 <i>ib</i>	SUB r/m64, imm8	Valid	N.E.	Subtract sign-extended imm8 from r/m64.
28 / r	SUB <i>r/m8, r8</i>	Valid	Valid	Subtract <i>r8</i> from <i>r/m8.</i>
REX + 28 /r	SUB r/m8*, r8*	Valid	N.E.	Subtract <i>r8</i> from <i>r/m8.</i>
29 /r	SUB r/m16, r16	Valid	Valid	Subtract r16 from r/m16.
29 / r	SUB r/m32, r32	Valid	Valid	Subtract r32 from r/m32.
REX.W + 29 /r	SUB r/m64, r32	Valid	N.E.	Subtract <i>r64</i> from <i>r/m64.</i>
2A /r	SUB <i>r8, r/m8</i>	Valid	Valid	Subtract <i>r/m8</i> from <i>r8.</i>
REX + 2A /r	SUB <i>r8*, r/m8*</i>	Valid	N.E.	Subtract <i>r/m8</i> from <i>r8.</i>
2B /r	SUB r16, r/m16	Valid	Valid	Subtract <i>r/m16</i> from <i>r16</i> .
2B /r	SUB <i>r32, r/m32</i>	Valid	Valid	Subtract <i>r/m32</i> from <i>r32.</i>
REX.W + 2B /r	SUB <i>r64, r/m64</i>	Valid	N.E.	Subtract <i>r/m64</i> from <i>r64.</i>

# SUB—Subtract

## NOTES:

\* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

#### Description

Subtracts the second operand (source operand) from the first operand (destination operand) and stores the result in the destination operand. The destination operand can be a register or a memory location; the source operand can be an immediate, register, or memory location. (However, two memory operands cannot be used in one instruction.) When an immediate value is used as an operand, it is sign-extended to the length of the destination operand format.

The SUB instruction performs integer subtraction. It evaluates the result for both signed and unsigned integer operands and sets the OF and CF flags to indicate an overflow in the signed or unsigned result, respectively. The SF flag indicates the sign of the signed result.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

#### Operation

DEST  $\leftarrow$  (DEST - SRC);

#### **Flags Affected**

The OF, SF, ZF, AF, PF, and CF flags are set according to the result.

#### **Protected Mode Exceptions**

#GP(0)	If the destination is located in a non-writable segment.		
	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.		
	If the DS, ES, FS, or GS register contains a NULL segment selector.		
#SS(0)	If a memory operand effective address is outside the SS segment limit.		
#PF(fault-code)	If a page fault occurs.		
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.		

#### **Real-Address Mode Exceptions**

#GP	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS	If a memory operand effective address is outside the SS segment limit.

## Virtual-8086 Mode Exceptions

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made.

# **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#SS(0)	If a memory address referencing the SS segment is in a non-canonical form.
#GP(0)	If the memory address is in a non-canonical form.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# SUBPD—Subtract Packed Double-Precision Floating-Point Values

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
66 0F 5C /r	SUBPD xmm1, xmm2/m128	Valid	Valid	Subtract packed double-precision floating-point values in <i>xmm2/m128</i> from <i>xmm1</i> .

## Description

Performs a SIMD subtract of the two packed double-precision floating-point values in the source operand (second operand) from the two packed double-precision floating-point values in the destination operand (first operand), and stores the packed double-precision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 11-3 in the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1*, for an illustration of a SIMD double-precision floating-point operation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

## Operation

 $DEST[63:0] \leftarrow DEST[63:0] - SRC[63:0];$  $DEST[127:64] \leftarrow DEST[127:64] - SRC[127:64];$ 

## Intel C/C++ Compiler Intrinsic Equivalent

SUBPD \_\_\_m128d \_mm\_sub\_pd (m128d a, m128d b)

## SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal.

#GP(0)	For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
	If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0)	For an illegal address in the SS segment.
#PF(fault-code)	For a page fault.
#NM	If CR0.TS[bit 3] = 1.
#XM	If an unmasked SIMD floating-point exception and CR4.OSXM- MEXCPT[bit 10] = 1.

#UD If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 0. If CR0.EM[bit 2] = 1. If CR4.OSFXSR[bit 9] = 1. If CPUID.01H:EDX.SSE2[bit 26] = 0.

# **Real-Address Mode Exceptions**

#GP(0)	If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM	If CR0.TS[bit 3] = 1.
#XM	If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 1.
#UD	If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 0.
	If CR0.EM[bit 2] = 1.
	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE2[bit $26$ ] = 0.

## Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode #PF(fault-code) For a page fault.

## **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
	If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#PF(fault-code)	For a page fault.
#NM	If CR0.TS[bit 3] = 1.
#XM	If an unmasked SIMD floating-point exception and CR4.OSXM- MEXCPT[bit 10] = 1.

#### **INSTRUCTION SET REFERENCE, N-Z**

#UD If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 0. If CR0.EM[bit 2] = 1. If CR4.OSFXSR[bit 9] = 0. If CPUID.01H:EDX.SSE2[bit 26] = 0.

# SUBPS—Subtract Packed Single-Precision Floating-Point Values

Opcode		64-Bit Mode	Compat/ Leg Mode	Description
0F 5C /r	SUBPS xmm1 xmm2/m128	Valid	Valid	Subtract packed single-precision floating-point values in <i>xmm2/mem</i> from <i>xmm1</i> .

## Description

Performs a SIMD subtract of the four packed single-precision floating-point values in the source operand (second operand) from the four packed single-precision floating-point values in the destination operand (first operand), and stores the packed single-precision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 10-5 in the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1*, for an illustration of a SIMD double-precision floating-point operation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

## Operation

 $\begin{array}{l} \mathsf{DEST[31:0]} \leftarrow \mathsf{DEST[31:0]} - \mathsf{SRC[31:0]};\\ \mathsf{DEST[63:32]} \leftarrow \mathsf{DEST[63:32]} - \mathsf{SRC[63:32]};\\ \mathsf{DEST[95:64]} \leftarrow \mathsf{DEST[95:64]} - \mathsf{SRC[95:64]};\\ \mathsf{DEST[127:96]} \leftarrow \mathsf{DEST[127:96]} - \mathsf{SRC[127:96]}; \end{array}$ 

#### Intel C/C++ Compiler Intrinsic Equivalent

SUBPS \_\_m128 \_mm\_sub\_ps(\_\_m128 a, \_\_m128 b)

#### SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal.

#GP(0)	For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
	If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0)	For an illegal address in the SS segment.
#PF(fault-code)	For a page fault.
#NM	If CR0.TS[bit 3] = 1.

#### **INSTRUCTION SET REFERENCE, N-Z**

 #XM
 If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 1.

 #UD
 If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 0.

 If CR0.EM[bit 2] = 1.
 If CR4.OSFXSR[bit 9] = 0.

 If CPUID.01H:EDX.SSE[bit 25] = 0.

#### **Real-Address Mode Exceptions**

#GP(0)	If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM	If CR0.TS[bit 3] = 1.
#XM	If an unmasked SIMD floating-point exception and CR4.OSXM- MEXCPT[bit 10] = 1.
#UD	If an unmasked SIMD floating-point exception and CR4.OSXM- MEXCPT[bit 10] = 0.
	If CR0.EM[bit 2] = 1.
	If $CR4.OSFXSR[bit 9] = 0.$
	If CPUID.01H: $EDX.SSE[bit 25] = 0.$

#### Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode #PF(fault-code) For a page fault.

## **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
	If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#PF(fault-code)	For a page fault.
#NM	If CR0.TS[bit 3] = 1.
#XM	If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 1.

#UD If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 0. If CR0.EM[bit 2] = 1. If CR4.OSFXSR[bit 9] = 0. If CPUID.01H:EDX.SSE[bit 25] = 0.

# SUBSD—Subtract Scalar Double-Precision Floating-Point Values

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
F2 0F 5C /r	SUBSD xmm1, xmm2/m64	Valid	Valid	Subtracts the low double- precision floating-point values in <i>xmm2/mem64</i> from <i>xmm1</i> .

## Description

Subtracts the low double-precision floating-point value in the source operand (second operand) from the low double-precision floating-point value in the destination operand (first operand), and stores the double-precision floating-point result in the destination operand. The source operand can be an XMM register or a 64-bit memory location. The destination operand is an XMM register. The high quadword of the destination operand remains unchanged. See Figure 11-4 in the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1*, for an illustration of a scalar double-precision floating-point operation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

## Operation

 $DEST[63:0] \leftarrow DEST[63:0] - SRC[63:0];$ (\* DEST[127:64] unchanged \*)

## Intel C/C++ Compiler Intrinsic Equivalent

SUBSD \_\_m128d \_mm\_sub\_sd (m128d a, m128d b)

## SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal.

#GP(0)	For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
#SS(0)	For an illegal address in the SS segment.
#PF(fault-code)	For a page fault.
#NM	If CR0.TS[bit 3] = 1.
#XM	If an unmasked SIMD floating-point exception and CR4.OSXM- MEXCPT[bit 10] = 1.

#UD	If an unmasked SIMD floating-point exception and CR4.OSXM- MEXCPT[bit 10] = 0.
	If CR0.EM[bit 2] = 1.
	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE2[bit $26$ ] = 0.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# **Real-Address Mode Exceptions**

GP(0)	If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM	If CR0.TS[bit 3] = 1.
#XM	If an unmasked SIMD floating-point exception and CR4.OSXM- MEXCPT[bit 10] = 1.
#UD	If an unmasked SIMD floating-point exception and CR4.OSXM- MEXCPT[bit 10] = 0.
	If CR0.EM[bit 2] = 1.
	If $CR4.OSFXSR[bit 9] = 0.$
	If CPUID.01H: $EDX.SSE2[bit 26] = 0.$

## Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code)	For a page fault.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made.

## **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
#PF(fault-code)	For a page fault.
#NM	If CR0.TS[bit 3] = 1.
#XM	If an unmasked SIMD floating-point exception and CR4.OSXM- MEXCPT[bit 10] = 1.

## INSTRUCTION SET REFERENCE, N-Z

#UD	If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 0.
	If CRO.EM[bit 2] = 1.
	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE2[bit $26$ ] = 0.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
F3 0F 5C / <i>r</i>	SUBSS xmm1, xmm2/m32	Valid	Valid	Subtract the lower single-precision floating-point values in <i>xmm2/m32</i> from <i>xmm1</i> .

# SUBSS—Subtract Scalar Single-Precision Floating-Point Values

## Description

Subtracts the low single-precision floating-point value in the source operand (second operand) from the low single-precision floating-point value in the destination operand (first operand), and stores the single-precision floating-point result in the destination operand. The source operand can be an XMM register or a 32-bit memory location. The destination operand is an XMM register. The three high-order double-words of the destination operand remain unchanged. See Figure 10-6 in the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1,* for an illustration of a scalar single-precision floating-point operation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

#### Operation

 $DEST[31:0] \leftarrow DEST[31:0] - SRC[31:0];$ (\* DEST[127:96] unchanged \*)

#### Intel C/C++ Compiler Intrinsic Equivalent

SUBSS \_\_m128 \_mm\_sub\_ss(\_\_m128 a, \_\_m128 b)

#### SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal.

#GP(0)	For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
#SS(0)	For an illegal address in the SS segment.
#PF(fault-code)	For a page fault.
#NM	If CR0.TS[bit 3] = 1.
#XM	If an unmasked SIMD floating-point exception and CR4.OSXM- MEXCPT[bit 10] = 1.

#### **INSTRUCTION SET REFERENCE, N-Z**

#UD	If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 0.
	If CR0.EM[bit 2] = 1.
	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE[bit $25$ ] = 0.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# **Real-Address Mode Exceptions**

GP(0)	If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM	If CR0.TS[bit 3] = 1.
#XM	If an unmasked SIMD floating-point exception and CR4.OSXM- MEXCPT[bit 10] = 1.
#UD	If an unmasked SIMD floating-point exception and CR4.OSXM- MEXCPT[bit 10] = 0.
	If CR0.EM[bit 2] = 1.
	If $CR4.OSFXSR[bit 9] = 0.$
	If CPUID.01H: $EDX.SSE[bit 25] = 0.$

## Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code)	For a page fault.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made.

## **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
#PF(fault-code)	For a page fault.
#NM	If CR0.TS[bit 3] = 1.
#XM	If an unmasked SIMD floating-point exception and CR4.OSXM- MEXCPT[bit 10] = 1.

#UD	If an unmasked SIMD floating-point exception and CR4.OSXM- MEXCPT[bit 10] = 0. If CR0.EM[bit 2] = 1.
	If $CR4.OSFXSR[bit 9] = 0.$
	If CPUID.01H: EDX.SSE[bit $25$ ] = 0.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# SWAPGS—Swap GS Base Register

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
OF 01 /7	SWAPGS	Valid	Invalid	Exchanges the current GS base register value with the value contained in MSR address C0000102H.

#### Description

SWAPGS exchanges the current GS base register value with the value contained in MSR address C0000102H (MSR\_KERNELGSbase). KernelGSbase is guaranteed to be canonical; so SWAPGS does not perform a canonical check. The SWAPGS instruction is a privileged instruction intended for use by system software.

When using SYSCALL to implement system calls, there is no kernel stack at the OS entry point. Neither is there a straightforward method to obtain a pointer to kernel structures from which the kernel stack pointer could be read. Thus, the kernel can't save general purpose registers or reference memory.

By design, SWAPGS does not require any general purpose registers or memory operands. No registers need to be saved before using the instruction. SWAPGS exchanges the CPL 0 data pointer from the KernelGSbase MSR with the GS base register. The kernel can then use the GS prefix on normal memory references to access kernel data structures. Similarly, when the OS kernel is entered using an interrupt or exception (where the kernel stack is already set up), SWAPGS can be used to quickly get a pointer to the kernel data structures.

The KernelGSbase MSR itself is only accessible using RDMSR/WRMSR instructions. Those instructions are only accessible at privilege level 0. WRMSR will cause a #GP(0) if the value to be written to KernelGSbase MSR is non-canonical.

See Table 4-5.

Opcode	ModR/M Byte			Instr	uction
	MOD	REG	R/M	Not 64-bit Mode	64-bit Mode
OF 01	MOD ≠ 11	111	xxx	INVLPG	INVLPG
	11	111	000	#UD	SWPGS
	11	111	≠ 000	#UD	#UD

## Table 4-5. SWAPGS Operation Parameters

# Operation

IF CS.L  $\neq$  1 (\* Not in 64-Bit Mode \*) THEN #UD; FI;

 $\label{eq:interm} \begin{array}{l} \mathsf{IF}\;\mathsf{CPL}\neq \mathbf{0}\\ \\ \mathsf{THEN}\; \texttt{\#GP(0);}\;\mathsf{FI;} \end{array}$ 

 $tmp \leftarrow GS(BASE);$ GS(BASE) ← KERNELGSbase; KERNELGSbase ← tmp;

# **Flags Affected**

None

## **Protected Mode Exceptions**

#UD If Mode  $\neq$  64-Bit

## **Real-Address Mode Exceptions**

#UD Instruction not recognized.

## Virtual-8086 Mode Exceptions

#UD Instruction not recognized.

# **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

# **64-Bit Mode Exceptions**

 $\# GP(0) \qquad \qquad \text{If } CPL \neq 0.$ 

# SYSCALL—Fast System Call

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F 05	SYSCALL	Valid	Invalid	Fast call to privilege level 0 system procedures.

# Description

SYSCALL saves the RIP of the instruction following SYSCALL to RCX and loads a new RIP from the IA32\_LSTAR (64-bit mode). Upon return, SYSRET copies the value saved in RCX to the RIP.

SYSCALL saves RFLAGS (lower 32 bit only) in R11. It then masks RFLAGS with an OS-defined value using the IA32\_FMASK (MSR C000\_0084). The actual mask value used by the OS is the complement of the value written to the IA32\_FMASK MSR. None of the bits in RFLAGS are automatically cleared (except for RF). SYSRET restores RFLAGS from R11 (the lower 32 bits only).

Software should not alter the CS or SS descriptors in a manner that violates the following assumptions made by SYSCALL/SYSRET:

- The CS and SS base and limit remain the same for all processes, including the operating system (the base is OH and the limit is OFFFFFFFH).
- The CS of the SYSCALL target has a privilege level of 0.
- The CS of the SYSRET target has a privilege level of 3.

SYSCALL/SYSRET do not check for violations of these assumptions.

# Operation

```
IF (CS.L \neq 1 ) or (IA32_EFER.LMA \neq 1) or (IA32_EFER.SCE \neq 1)
(* Not in 64-Bit Mode or SYSCALL/SYSRET not enabled in IA32_EFER *)
THEN #UD; FI;
RCX \leftarrow RIP;
RIP \leftarrow LSTAR_MSR;
R11 \leftarrow EFLAGS;
EFLAGS \leftarrow (EFLAGS MASKED BY IA32_FMASK);
CPL \leftarrow 0;
CS(SEL) \leftarrow IA32_STAR_MSR[47:32];
CS(DPL) \leftarrow 0;
CS(UMIT) \leftarrow 0xFFFFF;
CS(GRANULAR) \leftarrow 1;
SS(SEL) \leftarrow IA32_STAR_MSR[47:32] + 8;
SS(DPL) \leftarrow 0;
```

 $SS(BASE) \leftarrow 0;$   $SS(LIMIT) \leftarrow 0xFFFFF;$  $SS(GRANULAR) \leftarrow 1;$ 

# **Flags Affected**

All.

## **Protected Mode Exceptions**

#UD If Mode  $\neq$  64-bit.

# **Real-Address Mode Exceptions**

#UD Instruction is not recognized in this mode.

#### Virtual-8086 Mode Exceptions

#UD Instruction is not recognized in this mode.

## **Compatibility Mode Exceptions**

#UD Instruction is not recognized in this mode.

## **64-Bit Mode Exceptions**

#UD If IA32\_EFER.SCE = 0.

# SYSENTER—Fast System Call

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F 34	SYSENTER	Valid	Valid	Fast call to privilege level 0 system procedures.

## Description

Executes a fast call to a level 0 system procedure or routine. SYSENTER is a companion instruction to SYSEXIT. The instruction is optimized to provide the maximum performance for system calls from user code running at privilege level 3 to operating system or executive procedures running at privilege level 0.

Prior to executing the SYSENTER instruction, software must specify the privilege level 0 code segment and code entry point, and the privilege level 0 stack segment and stack pointer by writing values to the following MSRs:

- IA32\_SYSENTER\_CS Contains a 32-bit value, of which the lower 16 bits are the segment selector for the privilege level 0 code segment. This value is also used to compute the segment selector of the privilege level 0 stack segment.
- IA32\_SYSENTER\_EIP Contains the 32-bit offset into the privilege level 0 code segment to the first instruction of the selected operating procedure or routine.
- IA32\_SYSENTER\_ESP Contains the 32-bit stack pointer for the privilege level 0 stack.

These MSRs can be read from and written to using RDMSR/WRMSR. Register addresses are listed in Table 4-6. The addresses are defined to remain fixed for future Intel 64 and IA-32 processors.

MSR	Address
IA32_SYSENTER_CS	174H
IA32_SYSENTER_ESP	175H
IA32_SYSENTER_EIP	176H

#### Table 4-6. MSRs Used By the SYSENTER and SYSEXIT Instructions

When SYSENTER is executed, the processor:

- 1. Loads the segment selector from the IA32\_SYSENTER\_CS into the CS register.
- 2. Loads the instruction pointer from the IA32\_SYSENTER\_EIP into the EIP register.
- 3. Adds 8 to the value in IA32\_SYSENTER\_CS and loads it into the SS register.
- 4. Loads the stack pointer from the IA32\_SYSENTER\_ESP into the ESP register.
- 5. Switches to privilege level 0.

- 6. Clears the VM flag in the EFLAGS register, if the flag is set.
- 7. Begins executing the selected system procedure.

The processor does not save a return IP or other state information for the calling procedure.

The SYSENTER instruction always transfers program control to a protected-mode code segment with a DPL of 0. The instruction requires that the following conditions are met by the operating system:

- The segment descriptor for the selected system code segment selects a flat, 32-bit code segment of up to 4 GBytes, with execute, read, accessed, and non-conforming permissions.
- The segment descriptor for selected system stack segment selects a flat 32-bit stack segment of up to 4 GBytes, with read, write, accessed, and expand-up permissions.

The SYSENTER can be invoked from all operating modes except real-address mode.

The SYSENTER and SYSEXIT instructions are companion instructions, but they do not constitute a call/return pair. When executing a SYSENTER instruction, the processor does not save state information for the user code, and neither the SYSENTER nor the SYSEXIT instruction supports passing parameters on the stack.

To use the SYSENTER and SYSEXIT instructions as companion instructions for transitions between privilege level 3 code and privilege level 0 operating system procedures, the following conventions must be followed:

- The segment descriptors for the privilege level 0 code and stack segments and for the privilege level 3 code and stack segments must be contiguous in the global descriptor table. This convention allows the processor to compute the segment selectors from the value entered in the SYSENTER\_CS\_MSR MSR.
- The fast system call "stub" routines executed by user code (typically in shared libraries or DLLs) must save the required return IP and processor state information if a return to the calling procedure is required. Likewise, the operating system or executive procedures called with SYSENTER instructions must have access to and use this saved return and state information when returning to the user code.

The SYSENTER and SYSEXIT instructions were introduced into the IA-32 architecture in the Pentium II processor. The availability of these instructions on a processor is indicated with the SYSENTER/SYSEXIT present (SEP) feature flag returned to the EDX register by the CPUID instruction. An operating system that qualifies the SEP flag must also qualify the processor family and model to ensure that the SYSENTER/SYSEXIT instructions are actually present. For example:

```
IF CPUID SEP bit is set
```

```
THEN IF (Family = 6) and (Model < 3) and (Stepping < 3)
THEN
SYSENTER/SYSEXIT_Not_Supported; FI;
FLSE
```

SYSENTER/SYSEXIT\_Supported; FI;

FI;

When the CPUID instruction is executed on the Pentium Pro processor (model 1), the processor returns a the SEP flag as set, but does not support the SYSENTER/SYSEXIT instructions.

# Operation

```
IF CR0.PE = 0 THEN \#GP(0); FI;
IF SYSENTER CS MSR[15:2] = 0 THEN #GP(0); FI;
                                                      (* Insures protected mode execution *)
EFLAGS.VM \leftarrow 0;
EFLAGS.IF \leftarrow 0:
                                                      (* Mask interrupts *)
EFLAGS.RF \leftarrow 0;
                                                      (* Operating system provides CS *)
CS.SEL \leftarrow SYSENTER_CS_MSR
(* Set rest of CS to a fixed value *)
CS.BASE \leftarrow 0;
                                                      (* Flat segment *)
CS.LIMIT \leftarrow FFFFFH;
                                                      (* 4-GByte limit *)
CS.ARbyte.G \leftarrow 1;
                                                      (* 4-KByte granularity *)
CS.ARbyte.S \leftarrow 1;
CS.ARbyte.TYPE \leftarrow 1011B;
                                                      (* Execute + Read, Accessed *)
                                                (* 32-bit code segment*)
CS.ARbyte.D \leftarrow 1;
CS.ARbyte.DPL \leftarrow 0;
CS.SEL.RPL \leftarrow 0;
CS.ARbyte.P \leftarrow 1:
CPL \leftarrow 0;
SS.SEL \leftarrow CS.SEL + 8;
(* Set rest of SS to a fixed value *)
SS.BASE \leftarrow 0;
                                                      (* Flat segment *)
SS.LIMIT ← FFFFFH:
                                                      (* 4-GByte limit *)
SS.ARbyte.G \leftarrow 1;
                                                      (* 4-KByte granularity *)
SS.ARbyte.S \leftarrow;
SS.ARbyte.TYPE \leftarrow 0011B;
                                                      (* Read/Write, Accessed *)
SS.ARbyte.D \leftarrow 1;
                                                      (* 32-bit stack segment*)
SS.ARbyte.DPL \leftarrow 0;
SS.SEL.RPL \leftarrow 0;
SS.ARbyte.P \leftarrow 1;
ESP \leftarrow SYSENTER ESP MSR;
EIP \leftarrow SYSENTER\_EIP\_MSR;
```

# IA-32e Mode Operation

In IA-32e mode, SYSENTER executes a fast system calls from user code running at privilege level 3 (in compatibility mode or 64-bit mode) to 64-bit executive procedures running at privilege level 0. This instruction is a companion instruction to the SYSEXIT instruction.

In IA-32e mode, the IA32\_SYSENTER\_EIP and IA32\_SYSENTER\_ESP MSRs hold 64-bit addresses and must be in canonical form; IA32\_SYSENTER\_CS must not contain a NULL selector.

When SYSENTER transfers control, the following fields are generated and bits set:

- Target code segment Reads non-NULL selector from IA32\_SYSENTER\_CS.
- New CS attributes L-bit = 1 (go to 64-bit mode); CS base = 0, CS limit = FFFFFFFH.
- **Target instruction** Reads 64-bit canonical address from IA32\_SYSENTER\_EIP.
- **Stack segment** Computed by adding 8 to the value from IA32\_SYSENTER\_CS.
- Stack pointer Reads 64-bit canonical address from IA32\_SYSENTER\_ESP.
- New SS attributes SS base = 0, SS limit = FFFFFFFH.

# Flags Affected

VM, IF, RF (see Operation above)

#### **Protected Mode Exceptions**

 $#GP(0) If IA32_SYSENTER_CS[15:2] = 0.$ 

#### **Real-Address Mode Exceptions**

#GP(0) If protected mode is not enabled.

#### Virtual-8086 Mode Exceptions

Same exceptions as in Protected Mode.

#### **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#### **64-Bit Mode Exceptions**

Same exceptions as in Protected Mode.

# SYSEXIT—Fast Return from Fast System Call

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F 35	SYSEXIT	Valid	Valid	Fast return to privilege level 3 user code.
REX.W + 0F 35	SYSEXIT	Valid	Valid	Fast return to 64-bit mode privilege level 3 user code.

# Description

Executes a fast return to privilege level 3 user code. SYSEXIT is a companion instruction to the SYSENTER instruction. The instruction is optimized to provide the maximum performance for returns from system procedures executing at protections levels 0 to user procedures executing at protection level 3. It must be executed from code executing at privilege level 0.

Prior to executing SYSEXIT, software must specify the privilege level 3 code segment and code entry point, and the privilege level 3 stack segment and stack pointer by writing values into the following MSR and general-purpose registers:

- IA32\_SYSENTER\_CS Contains a 32-bit value, of which the lower 16 bits are the segment selector for the privilege level 0 code segment in which the processor is currently executing. This value is used to compute the segment selectors for the privilege level 3 code and stack segments.
- **EDX** Contains the 32-bit offset into the privilege level 3 code segment to the first instruction to be executed in the user code.
- **ECX** Contains the 32-bit stack pointer for the privilege level 3 stack.

The IA32\_SYSENTER\_CS MSR can be read from and written to using RDMSR/WRMSR. The register address is listed in Table 4-6. This address is defined to remain fixed for future Intel 64 and IA-32 processors.

When SYSEXIT is executed, the processor:

- 1. Adds 16 to the value in IA32\_SYSENTER\_CS and loads the sum into the CS selector register.
- 2. Loads the instruction pointer from the EDX register into the EIP register.
- 3. Adds 24 to the value in IA32\_SYSENTER\_CS and loads the sum into the SS selector register.
- 4. Loads the stack pointer from the ECX register into the ESP register.
- 5. Switches to privilege level 3.
- 6. Begins executing the user code at the EIP address.

See "SWAPGS—Swap GS Base Register" in this chapter for information about using the SYSENTER and SYSEXIT instructions as companion call and return instructions.

The SYSEXIT instruction always transfers program control to a protected-mode code segment with a DPL of 3. The instruction requires that the following conditions are met by the operating system:

- The segment descriptor for the selected user code segment selects a flat, 32-bit code segment of up to 4 GBytes, with execute, read, accessed, and non-conforming permissions.
- The segment descriptor for selected user stack segment selects a flat, 32-bit stack segment of up to 4 GBytes, with expand-up, read, write, and accessed permissions.

The SYSENTER can be invoked from all operating modes except real-address mode and virtual 8086 mode.

The SYSENTER and SYSEXIT instructions were introduced into the IA-32 architecture in the Pentium II processor. The availability of these instructions on a processor is indicated with the SYSENTER/SYSEXIT present (SEP) feature flag returned to the EDX register by the CPUID instruction. An operating system that qualifies the SEP flag must also qualify the processor family and model to ensure that the SYSENTER/SYSEXIT instructions are actually present. For example:

IF CPUID SEP bit is set

```
THEN IF (Family = 6) and (Model < 3) and (Stepping < 3)
THEN
SYSENTER/SYSEXIT_Not_Supported; FI;
ELSE
SYSENTER/SYSEXIT_Supported; FI;
```

IF SYSENTER\_CS\_MSR[15:2] = 0 THEN #GP(0); FI;

FI;

When the CPUID instruction is executed on the Pentium Pro processor (model 1), the processor returns a the SEP flag as set, but does not support the SYSENTER/SYSEXIT instructions.

# Operation

```
IF CR0.PE = 0 THEN \#GP(0); FI;
IF CPL \neq 0 THEN #GP(0); FI;
CS.SEL \leftarrow (SYSENTER_CS_MSR + 16);
                                                    (* Segment selector for return CS *)
(* Set rest of CS to a fixed value *)
CS.BASE \leftarrow 0;
                                                    (* Flat segment *)
CS.LIMIT \leftarrow FFFFFH;
                                                    (* 4-GByte limit *)
                                                    (* 4-KByte granularity *)
CS.ARbyte.G \leftarrow 1;
CS.ARbyte.S \leftarrow 1;
CS.ARbyte.TYPE \leftarrow 1011B;
                                                    (* Execute, Read, Non-Conforming Code *)
CS.ARbyte.D \leftarrow 1;
                                                    (* 32-bit code segment*)
CS.ARbyte.DPL \leftarrow 3;
```

```
CS.SEL.RPL \leftarrow 3;
CS.ARbyte.P \leftarrow 1;
CPL \leftarrow 3:
                                                       (* Segment selector for return SS *)
SS.SEL \leftarrow (SYSENTER_CS_MSR + 24);
(* Set rest of SS to a fixed value *);
SS.BASE \leftarrow 0:
                                                       (* Flat segment *)
SS.LIMIT ← FFFFFH;
                                                       (* 4-GByte limit *)
SS.ARbyte.G \leftarrow 1;
                                                       (* 4-KByte granularity *)
SS.ARbyte.S \leftarrow;
SS.ARbyte.TYPE \leftarrow 0011B;
                                                       (* Expand Up, Read/Write, Data *)
                                                       (* 32-bit stack segment*)
SS.ARbvte.D \leftarrow 1:
SS.ARbyte.DPL \leftarrow 3;
SS.SEL.RPL \leftarrow 3:
SS.ARbyte.P \leftarrow 1;
ESP \leftarrow ECX;
EIP \leftarrow EDX:
```

# **IA-32e Mode Operation**

In IA-32e mode, SYSEXIT executes a fast system calls from a 64-bit executive procedures running at privilege level 0 to user code running at privilege level 3 (in compatibility mode or 64-bit mode). This instruction is a companion instruction to the SYSENTER instruction.

In IA-32e mode, the IA32\_SYSENTER\_EIP and IA32\_SYSENTER\_ESP MSRs hold 64-bit addresses and must be in canonical form; IA32\_SYSENTER\_CS must not contain a NULL selector.

When the SYSEXIT instruction transfers control to 64-bit mode user code using REX.W, the following fields are generated and bits set:

- **Target code segment** Computed by adding 32 to the value in the IA32\_SYSENTER\_CS.
- New CS attributes L-bit = 1 (go to 64-bit mode).
- Target instruction Reads 64-bit canonical address in RDX.
- Stack segment Computed by adding 8 to the value of CS selector.
- Stack pointer Update RSP using 64-bit canonical address in RCX.

When SYSEXIT transfers control to compatibility mode user code when the operand size attribute is 32 bits, the following fields are generated and bits set:

- **Target code segment** Computed by adding 16 to the value in IA32\_SYSENTER\_CS.
- New CS attributes L-bit = 0 (go to compatibility mode).
- **Target instruction** Fetch the target instruction from 32-bit address in EDX.

- Stack segment Computed by adding 24 to the value in IA32\_SYSENTER\_CS.
- Stack pointer Update ESP from 32-bit address in ECX.

# Flags Affected

None.

# **Protected Mode Exceptions**

#GP(0) If IA32\_SYSENTER\_CS[15:2] = 0. If CPL  $\neq$  0.

# **Real-Address Mode Exceptions**

#GP(0)	If protected mode is not enabled.
	•

# Virtual-8086 Mode Exceptions

#GP(0) Always

# **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

# 64-Bit Mode Exceptions

#GP(0)	If $IA32\_SYSENTER\_CS = 0$ .
	If $CPL \neq 0$ .
	If ECX or EDX contains a non-canonical address.

# SYSRET—Return From Fast System Call

Opcode Ins	_	_	Compat/ Leg Mode	Description
-	SRET		5	Return from fast system call

# Description

SYSCALL saves the RIP of the instruction following the SYSCALL into RCX and loads the new RIP from the LSTAR (64-bit mode only). Upon return, SYSRET copies the value saved in RCX to the RIP.

In a return to 64-bit mode using Osize 64, SYSRET sets the CS selector value to MSR IA32\_STAR[63:48] +16. The SS is set to IA32\_STAR[63:48] + 8.

SYSRET transfer control to compatibility mode using Osize 32. The CS selector value is set to MSR IA32\_STAR[63:48]. The SS is set to IA32\_STAR[63:48] + 8.

It is the responsibility of the OS to keep descriptors in the GDT/LDT that correspond to selectors loaded by SYSCALL/SYSRET consistent with the base, limit and attribute values forced by the these instructions.

Software should not alter the CS or SS descriptors in a manner that violates the following assumptions made by SYSCALL/SYSRET:

- CS and SS base and limit remain the same for all processes, including the operating system.
- CS of the SYSCALL target has a privilege level of 0.
- CS of the SYSRET target has a privilege level of 3.

SYSCALL/SYSRET do not check for violations of these assumptions.

#### Operation

```
IF (CS.L \neq 1 ) or (IA32_EFER.LMA \neq 1) or (IA32_EFER.SCE \neq 1)

(* Not in 64-Bit Mode or SYSCALL/SYSRET not enabled in IA32_EFER *)

THEN #UD; FI;

IF (CPL \neq 0)

THEN #GP(0); FI;

IF (RCX \neq CANONICAL_ADDRESS)

THEN #GP(0); FI;

IF (OPERAND_SIZE = 64)

THEN (* Return to 64-Bit Mode *)

EFLAGS \leftarrow R11;

CPL \leftarrow 0x3;

CS(SEL) \leftarrow IA32_STAR[63:48] + 16;

CS(PL) \leftarrow 0x3;

SS(SEL) \leftarrow IA32_STAR[63:48] + 8;
```

```
\begin{array}{l} \mathsf{SS}(\mathsf{PL}) \leftarrow \mathsf{0x3};\\ \mathsf{RIP} \leftarrow \mathsf{RCX};\\ \mathsf{ELSE} (\texttt{*} \ \mathsf{Return} \ \mathsf{to} \ \mathsf{Compatibility} \ \mathsf{Mode} \ \texttt{*})\\ \mathsf{EFLAGS} \leftarrow \mathsf{R11};\\ \mathsf{CPL} \leftarrow \mathsf{0x3};\\ \mathsf{CS}(\mathsf{SEL}) \leftarrow \mathsf{IA32\_STAR[63:48]};\\ \mathsf{CS}(\mathsf{PL}) \leftarrow \mathsf{0x3};\\ \mathsf{SS}(\mathsf{SEL}) \leftarrow \mathsf{IA32\_STAR[63:48]} + 8;\\ \mathsf{SS}(\mathsf{PL}) \leftarrow \mathsf{0x3};\\ \mathsf{EIP} \leftarrow \mathsf{ECX};\\ \end{array}
```

```
FI;
```

**Flags Affected** 

VM, IF, RF.

# **Protected Mode Exceptions**

#UD If Mode  $\neq$  64-Bit.

#### **Real-Address Mode Exceptions**

#UD Instruction not recognized in this mode.

#### Virtual-8086 Mode Exceptions

#UD Instruction not recognized in this mode.

# **Compatibility Mode Exceptions**

#UD Instruction not recognized in this mode.

#### **64-Bit Mode Exceptions**

#UD	If IA32_EFER.SCE bit = $0$ .
#GP(0)	If $CPL \neq 0$ .
	If ECX contains a non-canonical address.

# **TEST—Logical Compare**

		C 4 Dit	Compat/	
Opcode	Instruction	64-Bit Mode	Leg Mode	Description
A8 ib	TEST AL, i <i>mm8</i>	Valid	Valid	AND <i>imm8</i> with AL; set SF, ZF, PF according to result.
A9 iw	TEST AX, i <i>mm16</i>	Valid	Valid	AND <i>imm16</i> with AX; set SF, ZF, PF according to result.
A9 id	TEST EAX, i <i>mm32</i>	Valid	Valid	AND <i>imm32</i> with EAX; set SF, ZF, PF according to result.
REX.W + A9 <i>id</i>	TEST RAX, i <i>mm32</i>	Valid	N.E.	AND <i>imm32</i> sign-extended to 64-bits with RAX; set SF, ZF, PF according to result.
F6 /0 <i>ib</i>	TEST r/m8, imm8	Valid	Valid	AND <i>imm8</i> with <i>r/m8</i> ; set SF, ZF, PF according to result.
REX + F6 /0 <i>ib</i>	TEST r/m8*, imm8	Valid	N.E.	AND <i>imm8</i> with <i>r/m8</i> ; set SF, ZF, PF according to result.
F7 /0 iw	TEST r/m16, imm16	Valid	Valid	AND <i>imm16</i> with <i>r/m16</i> ; set SF, ZF, PF according to result.
F7 /0 id	TEST r/m32, imm32	Valid	Valid	AND <i>imm32</i> with <i>r/m32</i> ; set SF, ZF, PF according to result.
REX.W + F7 /0 id	TEST r/m64, imm32	Valid	N.E.	AND <i>imm32</i> sign-extended to 64-bits with <i>r/m64</i> ; set SF, ZF, PF according to result.
84 /r	TEST <i>r/m8, r8</i>	Valid	Valid	AND <i>r8</i> with <i>r/m8</i> ; set SF, ZF, PF according to result.
REX + 84 /r	TEST <i>r/m8*, r8*</i>	Valid	N.E.	AND <i>r8</i> with <i>r/m8</i> ; set SF, ZF, PF according to result.
85 /r	TEST <i>r/m16, r16</i>	Valid	Valid	AND <i>r16</i> with <i>r/m16</i> ; set SF, ZF, PF according to result.
85 /r	TEST r/m32, r32	Valid	Valid	AND <i>r32</i> with <i>r/m32</i> ; set SF, ZF, PF according to result.
REX.W + 85 /r	TEST r/m64, r64	Valid	N.E.	AND <i>r64</i> with <i>r/m64</i> ; set SF, ZF, PF according to result.

#### NOTES:

\* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

# Description

Computes the bit-wise logical AND of first operand (source 1 operand) and the second operand (source 2 operand) and sets the SF, ZF, and PF status flags according to the result. The result is then discarded.

In 64-bit mode, using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

```
TEMP \leftarrow SRC1 AND SRC2;

SF \leftarrow MSB(TEMP);

IF TEMP = 0

THEN ZF \leftarrow 1;

ELSE ZF \leftarrow 0;

FI:

PF \leftarrow BitwiseXNOR(TEMP[0:7]);

CF \leftarrow 0;

OF \leftarrow 0;

(* AF is undefined *)
```

# **Flags Affected**

The OF and CF flags are set to 0. The SF, ZF, and PF flags are set according to the result (see the "Operation" section above). The state of the AF flag is undefined.

#### **Protected Mode Exceptions**

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	If the DS, ES, FS, or GS register contains a NULL segment selector.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# **Real-Address Mode Exceptions**

#GP	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS	If a memory operand effective address is outside the SS segment limit.

# Virtual-8086 Mode Exceptions

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made.

# **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

# **64-Bit Mode Exceptions**

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# UCOMISD—Unordered Compare Scalar Double-Precision Floating-Point Values and Set EFLAGS

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
66 0F 2E /r	UCOMISD xmm1, xmm2/m64	Valid	Valid	Compares (unordered) the low double-precision floating-point values in <i>xmm1</i> and <i>xmm2/m64</i> and set the EFLAGS accordingly.

#### Description

Performs and unordered compare of the double-precision floating-point values in the low quadwords of source operand 1 (first operand) and source operand 2 (second operand), and sets the ZF, PF, and CF flags in the EFLAGS register according to the result (unordered, greater than, less than, or equal). The OF, SF and AF flags in the EFLAGS register are set to 0. The unordered result is returned if either source operand is a NaN (QNaN or SNaN).

Source operand 1 is an XMM register; source operand 2 can be an XMM register or a 64 bit memory location.

The UCOMISD instruction differs from the COMISD instruction in that it signals a SIMD floating-point invalid operation exception (#1) only when a source operand is an SNaN. The COMISD instruction signals an invalid operation exception if a source operand is either a QNaN or an SNaN.

The EFLAGS register is not updated if an unmasked SIMD floating-point exception is generated.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

# Operation

# Intel C/C++ Compiler Intrinsic Equivalent

int\_mm\_ucomieq\_sd(\_\_m128d a, \_\_m128d b) int\_mm\_ucomilt\_sd(\_\_m128d a, \_\_m128d b) int\_mm\_ucomile\_sd(\_\_m128d a, \_\_m128d b) int\_mm\_ucomigt\_sd(\_\_m128d a, \_\_m128d b) int\_mm\_ucomineq\_sd(\_\_m128d a, \_\_m128d b)

# SIMD Floating-Point Exceptions

Invalid (if SNaN operands), Denormal.

# **Protected Mode Exceptions**

#GP(0)	For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
#SS(0)	For an illegal address in the SS segment.
#PF(fault-code)	For a page fault.
#NM	If CR0.TS[bit 3] = 1.
#XM	If an unmasked SIMD floating-point exception and CR4.OSXM- MEXCPT[bit 10] = 1.
#UD	If an unmasked SIMD floating-point exception and CR4.OSXM- MEXCPT[bit 10] = 0.
	If CR0.EM[bit 2] = 1.
	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE2[bit $26$ ] = 0.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

#### **Real-Address Mode Exceptions**

GP(0)	If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM	If CR0.TS[bit 3] = 1.
#XM	If an unmasked SIMD floating-point exception and CR4.OSXM- MEXCPT[bit 10] = 1.
#UD	If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 0.
	If CRO.EM[bit 2] = 1.
	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE2[bit $26$ ] = 0.

# Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code)For a page fault.#AC(0)If alignment checking is enabled and an unaligned memory<br/>reference is made.

# **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

# **64-Bit Mode Exceptions**

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
#PF(fault-code)	For a page fault.
#NM	If CR0.TS[bit 3] = 1.
#XM	If an unmasked SIMD floating-point exception and CR4.OSXM- MEXCPT[bit 10] = 1.
#UD	If an unmasked SIMD floating-point exception and CR4.OSXM- MEXCPT[bit 10] = 0.
	If CR0.EM[bit 2] = 1.
	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE2[bit $26$ ] = 0.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# UCOMISS—Unordered Compare Scalar Single-Precision Floating-Point Values and Set EFLAGS

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F 2E / <i>r</i>	UCOMISS xmm1, xmm2/m32	Valid	Valid	Compare lower single-precision floating-point value in <i>xmm1</i> register with lower single-precision floating- point value in <i>xmm2/mem</i> and set the status flags accordingly.

## Description

Performs and unordered compare of the single-precision floating-point values in the low doublewords of the source operand 1 (first operand) and the source operand 2 (second operand), and sets the ZF, PF, and CF flags in the EFLAGS register according to the result (unordered, greater than, less than, or equal). In The OF, SF and AF flags in the EFLAGS register are set to 0. The unordered result is returned if either source operand is a NaN (QNaN or SNaN).

Source operand 1 is an XMM register; source operand 2 can be an XMM register or a 32 bit memory location.

The UCOMISS instruction differs from the COMISS instruction in that it signals a SIMD floating-point invalid operation exception (#1) only when a source operand is an SNaN. The COMISS instruction signals an invalid operation exception if a source operand is either a QNaN or an SNaN.

The EFLAGS register is not updated if an unmasked SIMD floating-point exception is generated.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

# Operation

# Intel C/C++ Compiler Intrinsic Equivalent

int\_mm\_ucomieq\_ss(\_\_m128 a, \_\_m128 b) int\_mm\_ucomilt\_ss(\_\_m128 a, \_\_m128 b) int\_mm\_ucomile\_ss(\_\_m128 a, \_\_m128 b) int\_mm\_ucomigt\_ss(\_\_m128 a, \_\_m128 b) int\_mm\_ucomineq\_ss(\_\_m128 a, \_\_m128 b)

# SIMD Floating-Point Exceptions

Invalid (if SNaN operands), Denormal.

# **Protected Mode Exceptions**

	•
#GP(0)	For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
#SS(0)	For an illegal address in the SS segment.
#PF(fault-code)	For a page fault.
#NM	If CR0.TS[bit 3] = 1.
#XM	If an unmasked SIMD floating-point exception and CR4.OSXM- MEXCPT[bit 10] = 1.
#UD	If an unmasked SIMD floating-point exception and CR4.OSXM- MEXCPT[bit 10] = 0.
	If CR0.EM[bit 2] = 1.
	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE[bit 25] $= 0.$
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

#### **Real-Address Mode Exceptions**

GP(0)	If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM	If CR0.TS[bit 3] = 1.
#XM	If an unmasked SIMD floating-point exception and CR4.OSXM- MEXCPT[bit 10] = 1.
#UD	If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 0.
	If CRO.EM[bit 2] = 1.
	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE[bit $25$ ] = 0.

# Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode #PF(fault-code) For a page fault.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made.

# **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

# **64-Bit Mode Exceptions**

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
#PF(fault-code)	For a page fault.
#NM	If CR0.TS[bit 3] = 1.
#XM	If an unmasked SIMD floating-point exception and CR4.OSXM- MEXCPT[bit 10] = 1.
#UD	If an unmasked SIMD floating-point exception and CR4.OSXM- MEXCPT[bit 10] = 0.
	If CR0.EM[bit 2] = 1.
	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE[bit $25$ ] = 0.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# **UD2—Undefined Instruction**

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
OF OB	UD2	Valid	Valid	Raise invalid opcode exception.

# Description

Generates an invalid opcode. This instruction is provided for software testing to explicitly generate an invalid opcode. The opcode for this instruction is reserved for this purpose.

Other than raising the invalid opcode exception, this instruction is the same as the NOP instruction.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

#UD (\* Generates invalid opcode exception \*);

# Flags Affected

None.

#### **Exceptions (All Operating Modes)**

#UD

Instruction is guaranteed to raise an invalid opcode exception in all operating modes.

# UNPCKHPD—Unpack and Interleave High Packed Double-Precision Floating-Point Values

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
66 0F 15 / <i>r</i>	UNPCKHPD xmm1, xmm2/m128	Valid	Valid	Unpacks and Interleaves double- precision floating-point values from high quadwords of <i>xmm1</i> and <i>xmm2/m128</i> .

# Description

Performs an interleaved unpack of the high double-precision floating-point values from the source operand (second operand) and the destination operand (first operand). See Figure 4-15. The source operand can be an XMM register or a 128-bit memory location; the destination operand is an XMM register.




Figure 4-15. UNPCKHPD Instruction High Unpack and Interleave Operation

When unpacking from a memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to 16-byte boundary and normal segment checking will still be enforced.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

# Operation

 $DEST[63:0] \leftarrow DEST[127:64];$  $DEST[127:64] \leftarrow SRC[127:64];$ 

# Intel C/C++ Compiler Intrinsic Equivalent

UNPCKHPD\_\_m128d \_mm\_unpackhi\_pd(\_\_m128d a, \_\_m128d b)

#### SIMD Floating-Point Exceptions

None.

## **Protected Mode Exceptions**

#GP(0)	For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
	If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0)	For an illegal address in the SS segment.
#PF(fault-code)	For a page fault.
#NM	If CR0.TS[bit 3] = 1.
#UD	If CR0.EM[bit 2] = 1.
	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE2[bit 26] = 0.

# **Real-Address Mode Exceptions**

#GP(0)	If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM	If CR0.TS[bit 3] = 1.
#UD	If CR0.EM[bit 2] = 1.
	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE2[bit 26] = $0$ .

## Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode #PF(fault-code) For a page fault.

# **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#### **64-Bit Mode Exceptions**

#SS(0)

If a memory address referencing the SS segment is in a noncanonical form.

# **INSTRUCTION SET REFERENCE, N-Z**

#GP(0)	If the memory address is in a non-canonical form.		
	If memory operand is not aligned on a 16-byte boundary, regardless of segment.		
#PF(fault-code)	For a page fault.		
#NM	If CR0.TS[bit 3] = 1.		
#UD	If CR0.EM[bit 2] = 1.		
	If $CR4.OSFXSR[bit 9] = 0.$		
	If CPUID.01H: EDX.SSE2[bit $26$ ] = 0.		

# UNPCKHPS—Unpack and Interleave High Packed Single-Precision Floating-Point Values

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F 15 /r	UNPCKHPS xmm1, xmm2/m128	Valid	Valid	Unpacks and Interleaves single- precision floating-point values from high quadwords of <i>xmm1</i> and <i>xmm2/mem</i> into <i>xmm1</i> .

## Description

Performs an interleaved unpack of the high-order single-precision floating-point values from the source operand (second operand) and the destination operand (first operand). See Figure 4-16. The source operand can be an XMM register or a 128-bit memory location; the destination operand is an XMM register.




Figure 4-16. UNPCKHPS Instruction High Unpack and Interleave Operation

When unpacking from a memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to 16-byte boundary and normal segment checking will still be enforced.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

# Operation

 $DEST[31:0] \leftarrow DEST[95:64];$   $DEST[63:32] \leftarrow SRC[95:64];$   $DEST[95:64] \leftarrow DEST[127:96];$  $DEST[127:96] \leftarrow SRC[127:96];$ 

# Intel C/C++ Compiler Intrinsic Equivalent

UNPCKHPS \_\_m128 \_mm\_unpackhi\_ps(\_\_m128 a, \_\_m128 b)

#### SIMD Floating-Point Exceptions

None.

# **Protected Mode Exceptions**

#GP(0)	For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
	If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0)	For an illegal address in the SS segment.
#PF(fault-code)	For a page fault.
#NM	If CR0.TS[bit 3] = 1.
#UD	If CR0.EM[bit 2] = 1.
	If $CR4.OSFXSR[bit 9] = 0.$
	If CPUID.01H: EDX.SSE[bit $25$ ] = 0.

## **Real-Address Mode Exceptions**

#GP(0)	If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM	If CR0.TS[bit 3] = 1.
#UD	If CR0.EM[bit 2] = 1.
	If $CR4.OSFXSR[bit 9] = 0.$
	If CPUID.01H:EDX.SSE[bit 25] = 0.

# Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode #PF(fault-code) For a page fault.

# **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#### **64-Bit Mode Exceptions**

#SS(0)

If a memory address referencing the SS segment is in a noncanonical form.

#GP(0)	If the memory address is in a non-canonical form.		
	If memory operand is not aligned on a 16-byte boundary, regardless of segment.		
#PF(fault-code)	For a page fault.		
#NM	If CR0.TS[bit 3] = 1.		
#UD	If CR0.EM[bit 2] = 1.		
	If $CR4.OSFXSR[bit 9] = 0.$		
	If CPUID.01H: $EDX.SSE[bit 25] = 0.$		

# UNPCKLPD—Unpack and Interleave Low Packed Double-Precision Floating-Point Values

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
66 0F 14 /r	UNPCKLPD xmm1, xmm2/m128	Valid	Valid	Unpacks and Interleaves double- precision floating-point values from low quadwords of <i>xmm1</i> and <i>xmm2/m128</i> .

# Description

Performs an interleaved unpack of the low double-precision floating-point values from the source operand (second operand) and the destination operand (first operand). See Figure 4-17. The source operand can be an XMM register or a 128-bit memory location; the destination operand is an XMM register.




Figure 4-17. UNPCKLPD Instruction Low Unpack and Interleave Operation

When unpacking from a memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to 16-byte boundary and normal segment checking will still be enforced.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

# Operation

DEST[63:0]  $\leftarrow$  DEST[63:0]; DEST[127:64]  $\leftarrow$  SRC[63:0];

# Intel C/C++ Compiler Intrinsic Equivalent

UNPCKHPD\_\_m128d \_mm\_unpacklo\_pd(\_\_m128d a, \_\_m128d b)

#### SIMD Floating-Point Exceptions

None.

## **Protected Mode Exceptions**

#GP(0)	For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
	If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0)	For an illegal address in the SS segment.
#PF(fault-code)	For a page fault.
#NM	If CR0.TS[bit 3] = 1.
#UD	If CR0.EM[bit 2] = 1.
	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE2[bit 26] = 0.

#### **Real-Address Mode Exceptions**

#GP(0)	If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM	If CR0.TS[bit 3] = 1.
#UD	If CR0.EM[bit 2] = 1.
	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE2[bit 26] = $0$ .

## Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode #PF(fault-code) For a page fault.

# **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#### **64-Bit Mode Exceptions**

#SS(0)

If a memory address referencing the SS segment is in a noncanonical form.

# **INSTRUCTION SET REFERENCE, N-Z**

#GP(0)	If the memory address is in a non-canonical form.		
	If memory operand is not aligned on a 16-byte boundary, regardless of segment.		
#PF(fault-code)	For a page fault.		
#NM	If CR0.TS[bit 3] = 1.		
#UD	If CR0.EM[bit 2] = 1.		
	If $CR4.OSFXSR[bit 9] = 0.$		
	If CPUID.01H: EDX.SSE2[bit $26$ ] = 0.		

# UNPCKLPS—Unpack and Interleave Low Packed Single-Precision Floating-Point Values

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F 14 /r	UNPCKLPS xmm1, xmm2/m128	Valid	Valid	Unpacks and Interleaves single- precision floating-point values from low quadwords of <i>xmm1</i> and <i>xmm2/mem</i> into <i>xmm1</i> .

## Description

Performs an interleaved unpack of the low-order single-precision floating-point values from the source operand (second operand) and the destination operand (first operand). See Figure 4-18. The source operand can be an XMM register or a 128-bit memory location; the destination operand is an XMM register.




Figure 4-18. UNPCKLPS Instruction Low Unpack and Interleave Operation

When unpacking from a memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to 16-byte boundary and normal segment checking will still be enforced.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

#### Operation

 $\begin{array}{l} \mathsf{DEST[31:0]} \leftarrow \mathsf{DEST[31:0]};\\ \mathsf{DEST[63:32]} \leftarrow \mathsf{SRC[31:0]};\\ \mathsf{DEST[95:64]} \leftarrow \mathsf{DEST[63:32]}; \end{array}$ 

DEST[127:96] ← SRC[63:32];

# Intel C/C++ Compiler Intrinsic Equivalent

UNPCKLPS \_\_m128 \_mm\_unpacklo\_ps(\_\_m128 a, \_\_m128 b)

# SIMD Floating-Point Exceptions

None.

### **Protected Mode Exceptions**

#GP(0)	For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
	If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0)	For an illegal address in the SS segment.
#PF(fault-code)	For a page fault.
#NM	If CR0.TS[bit 3] = 1.
#UD	If CR0.EM[bit 2] = 1.
	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE[bit $25$ ] = 0.

# **Real-Address Mode Exceptions**

#GP(0)	If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM	If CR0.TS[bit 3] = 1.
#UD	If CR0.EM[bit 2] = 1.
	If $CR4.OSFXSR[bit 9] = 0.$
	If CPUID.01H:EDX.SSE[bit 25] = 0.

# Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode #PF(fault-code) For a page fault.

# **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

# 64-Bit Mode Exceptions

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.		
#GP(0)	If the memory address is in a non-canonical form.		
	If memory operand is not aligned on a 16-byte boundary, regardless of segment.		
#PF(fault-code)	For a page fault.		
#NM	If CR0.TS[bit 3] = 1.		
#UD	If CR0.EM[bit 2] = 1.		
	If CR4.OSFXSR[bit 9] = 0.		
	If CPUID.01H: EDX.SSE[bit $25$ ] = 0.		

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F 00 /4	VERR r/m16	Valid	Valid	Set ZF=1 if segment specified with r/m16 can be read.
0F 00 /5	VERW r/m16	Valid	Valid	Set ZF=1 if segment specified with r/m16 can be written.

# VERR/VERW—Verify a Segment for Reading or Writing

# Description

Verifies whether the code or data segment specified with the source operand is readable (VERR) or writable (VERW) from the current privilege level (CPL). The source operand is a 16-bit register or a memory location that contains the segment selector for the segment to be verified. If the segment is accessible and readable (VERR) or writable (VERW), the ZF flag is set; otherwise, the ZF flag is cleared. Code segments are never verified as writable. This check cannot be performed on system segments.

To set the ZF flag, the following conditions must be met:

- The segment selector is not NULL.
- The selector must denote a descriptor within the bounds of the descriptor table (GDT or LDT).
- The selector must denote the descriptor of a code or data segment (not that of a system segment or gate).
- For the VERR instruction, the segment must be readable.
- For the VERW instruction, the segment must be a writable data segment.
- If the segment is not a conforming code segment, the segment's DPL must be greater than or equal to (have less or the same privilege as) both the CPL and the segment selector's RPL.

The validation performed is the same as is performed when a segment selector is loaded into the DS, ES, FS, or GS register, and the indicated access (read or write) is performed. The segment selector's value cannot result in a protection exception, enabling the software to anticipate possible segment access problems.

This instruction's operation is the same in non-64-bit modes and 64-bit mode. The operand size is fixed at 16 bits.

# Operation

```
IF SRC(Offset) > (GDTR(Limit) or (LDTR(Limit))
THEN ZF \leftarrow 0; FI;
```

Read segment descriptor;

IF SegmentDescriptor(DescriptorType) = 0 (\* System segment \*)

```
or (SegmentDescriptor(Type) \neq conforming code segment)
and (CPL > DPL) or (RPL > DPL)
THEN
ZF \leftarrow 0;
ELSE
IF ((Instruction = VERR) and (Segment readable))
or ((Instruction = VERW) and (Segment writable))
THEN
ZF \leftarrow 1;
FI;
```

## **Flags Affected**

The ZF flag is set to 1 if the segment is accessible and readable (VERR) or writable (VERW); otherwise, it is set to 0.

#### **Protected Mode Exceptions**

The only exceptions generated for these instructions are those related to illegal addressing of the source operand.

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

#### **Real-Address Mode Exceptions**

#UD The VERR and VERW instructions are not recognized in realaddress mode.

#### Virtual-8086 Mode Exceptions

#UD The VERR and VERW instructions are not recognized in virtual-8086 mode.

#### **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

## **INSTRUCTION SET REFERENCE, N-Z**

#SS(0)	If a memory address referencing the SS segment is in a non-canonical form.
#GP(0)	If the memory address is in a non-canonical form.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
9B	WAIT	Valid	Valid	Check pending unmasked floating- point exceptions.
9B	FWAIT	Valid	Valid	Check pending unmasked floating- point exceptions.

## WAIT/FWAIT—Wait

#### Description

Causes the processor to check for and handle pending, unmasked, floating-point exceptions before proceeding. (FWAIT is an alternate mnemonic for WAIT.)

This instruction is useful for synchronizing exceptions in critical sections of code. Coding a WAIT instruction after a floating-point instruction insures that any unmasked floating-point exceptions the instruction may raise are handled before the processor can modify the instruction's results. See the section titled "Floating-Point Exception Synchronization" in Chapter 8 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for more information on using the WAIT/FWAIT instruction.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

#### Operation

CheckForPendingUnmaskedFloatingPointExceptions;

#### **FPU Flags Affected**

The CO, C1, C2, and C3 flags are undefined.

#### Floating-Point Exceptions

None.

#### Protected Mode Exceptions

#NM	If CR0.MP[bit 1] = 1 and CR0.TS[bit 3] = 1.
-----	---

#### **Real-Address Mode Exceptions**

#NM If CR0.MP[bit 1] = 1 and CR0.TS[bit 3] = 1.

#### Virtual-8086 Mode Exceptions

#NM If CR0.MP[bit 1] = 1 and CR0.TS[bit 3] = 1.

## **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

## 64-Bit Mode Exceptions

Same exceptions as in Protected Mode.

<b>Opcode</b> OF 09	<b>Instruction</b> WBINVD	<b>64-Bit</b> Mode Valid	<b>Compat/ Leg Mode</b> Valid	<b>Description</b> Write back and flush Internal caches; initiate writing-back and flushing of external caches.
------------------------	------------------------------	--------------------------------	--------------------------------------	--

## WBINVD—Write Back and Invalidate Cache

#### Description

Writes back all modified cache lines in the processor's internal cache to main memory and invalidates (flushes) the internal caches. The instruction then issues a specialfunction bus cycle that directs external caches to also write back modified data and another bus cycle to indicate that the external caches should be invalidated.

After executing this instruction, the processor does not wait for the external caches to complete their write-back and flushing operations before proceeding with instruction execution. It is the responsibility of hardware to respond to the cache write-back and flush signals.

The WBINVD instruction is a privileged instruction. When the processor is running in protected mode, the CPL of a program or procedure must be 0 to execute this instruction. This instruction is also a serializing instruction (see "Serializing Instructions" in Chapter 8 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A).

In situations where cache coherency with main memory is not a concern, software can use the INVD instruction.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

#### IA-32 Architecture Compatibility

The WBINVD instruction is implementation dependent, and its function may be implemented differently on future Intel 64 and IA-32 processors. The instruction is not supported on IA-32 processors earlier than the Intel486 processor.

#### Operation

WriteBack(InternalCaches); Flush(InternalCaches); SignalWriteBack(ExternalCaches); SignalFlush(ExternalCaches); Continue; (\* Continue execution \*)

#### **Flags Affected**

None.

#### **Protected Mode Exceptions**

#GP(0) If the current privilege level is not 0.

#### **Real-Address Mode Exceptions**

None.

#### Virtual-8086 Mode Exceptions

#GP(0) The WBINVD instruction cannot be executed at the virtual-8086 mode.

## **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#### **64-Bit Mode Exceptions**

Same exceptions as in Protected Mode.

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F 30	WRMSR	Valid	Valid	Write the value in EDX:EAX to MSR specified by ECX.
REX.W + 0F 30	WRMSR	Valid	N.E.	Write the value in RDX[31:0]: RAX[31:0] to MSR specified by RCX.

## WRMSR—Write to Model Specific Register

#### Description

In legacy and compatibility mode, writes the contents of registers EDX: EAX into the 64-bit model specific register (MSR) specified by the ECX register. The value loaded into the ECX register is the address of the MSR. The contents of the EDX register are copied to high-order 32 bits of the selected MSR and the contents of the EAX register are copied to low-order 32 bits of the MSR. Undefined or reserved bits in an MSR should be set to values previously read.

This instruction must be executed at privilege level 0 or in real-address mode; otherwise, a general protection exception #GP(0) is generated. Specifying a reserved or unimplemented MSR address in ECX will also cause a general protection exception. The processor will also generate a general protection exception if software attempts to write to bits in a reserved MSR.

When the WRMSR instruction is used to write to an MTRR, the TLBs are invalidated. This includes global entries (see "Translation Lookaside Buffers (TLBs)" in Chapter 3 of the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A*).

MSRs control functions for testability, execution tracing, performance-monitoring and machine check errors. Appendix B, "Model-Specific Registers (MSRs)", in the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B*, lists all MSRs that can be read with this instruction and their addresses. Note that each processor family has its own set of MSRs.

The WRMSR instruction is a serializing instruction (see "Serializing Instructions" in Chapter 7 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A).

The CPUID instruction should be used to determine whether MSRs are supported (EDX[5]=1) before using this instruction.

In 64-bit mode, operation is the same as legacy mode, except that targeted registers are updated by MSR[63:32] = RDX[31:0], MSR[31:0] = RAX[31:0].

#### IA-32 Architecture Compatibility

The MSRs and the ability to read them with the WRMSR instruction were introduced into the IA-32 architecture with the Pentium processor. Execution of this instruction by an IA-32 processor earlier than the Pentium processor results in an invalid opcode exception #UD.

## Operation

IF 64-Blt Mode and REX.W used THEN MSR[RCX]  $\leftarrow$  RDX:RAX; ELSE IF (Non-64-Bit Modes or Default 64-Bit Mode) MSR[ECX]  $\leftarrow$  EDX:EAX; FI;

FI;

## **Flags Affected**

None.

#### **Protected Mode Exceptions**

#GP(0)If the current privilege level is not 0.If the value in ECX specifies a reserved or unimplemented MSR<br/>address.If the value in EDX: EAX sets bits that are reserved in the MSR<br/>specified by ECX.

#### **Real-Address Mode Exceptions**

#GP(0) If the value in ECX specifies a reserved or unimplemented MSR address. If the value in EDX:EAX sets bits that are reserved in the MSR specified by ECX.

#### Virtual-8086 Mode Exceptions

#GP(0) The WRMSR instruction is not recognized in virtual-8086 mode.

#### **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#### 64-Bit Mode Exceptions

Same exceptions as in Protected Mode.

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
OF CO /r	XADD <i>r/m8, r8</i>	Valid	Valid	Exchange <i>r8</i> and <i>r/m8</i> ; load sum into <i>r/m8</i> .
REX + 0F C0 / <i>r</i>	XADD	Valid	N.E.	Exchange <i>r8</i> and <i>r/m8</i> ; load sum into <i>r/m8</i> .
0F C1 / <i>r</i>	XADD r/m16, r16	Valid	Valid	Exchange <i>r16</i> and <i>r/m16</i> ; load sum into <i>r/m16</i> .
0F C1 /r	XADD r/m32, r32	Valid	Valid	Exchange <i>r32</i> and <i>r/m32</i> ; load sum into <i>r/m32</i> .
REX.W + 0F C1 /r	XADD r/m64, r64	Valid	N.E.	Exchange <i>r64</i> and <i>r/m64</i> ; load sum into <i>r/m64</i> .

## XADD—Exchange and Add

#### NOTES:

\* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

#### Description

Exchanges the first operand (destination operand) with the second operand (source operand), then loads the sum of the two values into the destination operand. The destination operand can be a register or a memory location; the source operand is a register.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

#### **IA-32 Architecture Compatibility**

IA-32 processors earlier than the Intel486 processor do not recognize this instruction. If this instruction is used, you should provide an equivalent code sequence that runs on earlier processors.

#### Operation

TEMP  $\leftarrow$  SRC + DEST; SRC  $\leftarrow$  DEST; DEST  $\leftarrow$  TEMP;

#### **Flags Affected**

The CF, PF, AF, SF, ZF, and OF flags are set according to the result of the addition, which is stored in the destination operand.

#### Protected Mode Exceptions

#GP(0)	If the destination is located in a non-writable segment.
	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	If the DS, ES, FS, or GS register contains a NULL segment selector.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

#### **Real-Address Mode Exceptions**

#GP	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS	If a memory operand effective address is outside the SS segment limit.

#### Virtual-8086 Mode Exceptions

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made.

#### **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

## **64-Bit Mode Exceptions**

#SS(0)	If a memory address referencing the SS segment is in a non-
	canonical form.

#GP(0) If the memory address is in a non-canonical form.

#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

## XCHG—Exchange Register/Memory with Register

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
90+ <i>rw</i>	ХСНG АХ, <i>г16</i>	Valid	Valid	Exchange <i>r16</i> with AX.
90+ <i>rw</i>	XCHG <i>r16</i> , AX	Valid	Valid	Exchange AX with <i>r16.</i>
90+ <i>rd</i>	XCHG EAX, <i>r32</i>	Valid	Valid	Exchange <i>r32</i> with EAX.
REX.W + 90+ <i>rd</i>	XCHG RAX, <i>r64</i>	Valid	N.E.	Exchange <i>r64</i> with RAX.
90+ <i>rd</i>	XCHG <i>r32</i> , EAX	Valid	Valid	Exchange EAX with <i>r32.</i>
REX.W + 90+ <i>rd</i>	XCHG <i>r64</i> , RAX	Valid	N.E.	Exchange RAX with <i>r64.</i>
86 /r	XCHG <i>r/m8, r8</i>	Valid	Valid	Exchange <i>r8</i> (byte register) with byte from <i>r/m8.</i>
REX + 86 / <i>r</i>	XCHG	Valid	N.E.	Exchange <i>r8</i> (byte register) with byte from <i>r/m8.</i>
86 /r	XCHG <i>r8, r/m8</i>	Valid	Valid	Exchange byte from <i>r/m8</i> with <i>r8</i> (byte register).
REX + 86 / <i>r</i>	XCHG <i>r8*, r/m8*</i>	Valid	N.E.	Exchange byte from <i>r/m8</i> with <i>r8</i> (byte register).
87 /r	XCHG <i>r/m16, r16</i>	Valid	Valid	Exchange <i>r16</i> with word from <i>r/m16.</i>
87 /r	XCHG <i>r16, r/m16</i>	Valid	Valid	Exchange word from <i>r/m16</i> with <i>r16.</i>
87 /r	XCHG <i>r/m32, r32</i>	Valid	Valid	Exchange <i>r32</i> with doubleword from <i>r/m32.</i>
REX.W + 87 /r	XCHG r/m64, r64	Valid	N.E.	Exchange <i>r64</i> with quadword from <i>r/m64.</i>
87 /r	XCHG <i>r32, r/m32</i>	Valid	Valid	Exchange doubleword from <i>r/m32</i> with <i>r32.</i>
REX.W + 87 /r	XCHG <i>r64, r/m64</i>	Valid	N.E.	Exchange quadword from <i>r/m64</i> with <i>r64.</i>

**NOTES:** 

\* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

#### Description

Exchanges the contents of the destination (first) and source (second) operands. The operands can be two general-purpose registers or a register and a memory location. If a memory operand is referenced, the processor's locking protocol is automatically implemented for the duration of the exchange operation, regardless of the presence

or absence of the LOCK prefix or of the value of the IOPL. (See the LOCK prefix description in this chapter for more information on the locking protocol.)

This instruction is useful for implementing semaphores or similar data structures for process synchronization. (See "Bus Locking" in Chapter 7 of the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A*, for more information on bus locking.)

The XCHG instruction can also be used instead of the BSWAP instruction for 16-bit operands.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

#### Operation

TEMP  $\leftarrow$  DEST; DEST  $\leftarrow$  SRC; SRC  $\leftarrow$  TEMP;

#### **Flags Affected**

None.

#### **Protected Mode Exceptions**

#GP(0)	If either operand is in a non-writable segment.		
	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.		
	If the DS, ES, FS, or GS register contains a NULL segment selector.		
#SS(0)	If a memory operand effective address is outside the SS segment limit.		
#PF(fault-code)	If a page fault occurs.		
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.		

#### **Real-Address Mode Exceptions**

#GP	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS	If a memory operand effective address is outside the SS segment limit.

## Virtual-8086 Mode Exceptions

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made.

## **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
D7	XLAT m8	Valid	Valid	Set AL to memory byte DS:[(E)BX + unsigned AL].
D7	XLATB	Valid	Valid	Set AL to memory byte DS:[(E)BX + unsigned AL].
REX.W + D7	XLATB	Valid	N.E.	Set AL to memory byte [RBX + unsigned AL].

## XLAT/XLATB—Table Look-up Translation

#### Description

Locates a byte entry in a table in memory, using the contents of the AL register as a table index, then copies the contents of the table entry back into the AL register. The index in the AL register is treated as an unsigned integer. The XLAT and XLATB instructions get the base address of the table in memory from either the DS:EBX or the DS:BX registers (depending on the address-size attribute of the instruction, 32 or 16, respectively). (The DS segment may be overridden with a segment override prefix.)

At the assembly-code level, two forms of this instruction are allowed: the "explicitoperand" form and the "no-operand" form. The explicit-operand form (specified with the XLAT mnemonic) allows the base address of the table to be specified explicitly with a symbol. This explicit-operands form is provided to allow documentation; however, note that the documentation provided by this form can be misleading. That is, the symbol does not have to specify the correct base address. The base address is always specified by the DS: (E)BX registers, which must be loaded correctly before the XLAT instruction is executed.

The no-operands form (XLATB) provides a "short form" of the XLAT instructions. Here also the processor assumes that the DS: (E)BX registers contain the base address of the table.

In 64-bit mode, operation is similar to that in legacy or compatibility mode. AL is used to specify the table index (the operand size is fixed at 8 bits). RBX, however, is used to specify the table's base address. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

```
IF AddressSize = 16

THEN

AL \leftarrow (DS:BX + ZeroExtend(AL));

ELSE IF (AddressSize = 32)

AL \leftarrow (DS:EBX + ZeroExtend(AL)); FI;

ELSE (AddressSize = 64)
```

AL ← (RBX + ZeroExtend(AL));

FI;

## **Flags Affected**

None.

#### **Protected Mode Exceptions**

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	If the DS, ES, FS, or GS register contains a NULL segment selector.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.

## **Real-Address Mode Exceptions**

#GP	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS	If a memory operand effective address is outside the SS segment limit.

#### Virtual-8086 Mode Exceptions

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.

## **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
#PF(fault-code)	If a page fault occurs.

## XOR—Logical Exclusive OR

		64-Bit	Compat/	
Opcode	Instruction	Mode	Leg Mode	Description
34 ib	XOR AL, i <i>mm8</i>	Valid	Valid	AL XOR imm8.
35 iw	XOR AX, i <i>mm16</i>	Valid	Valid	AX XOR imm16.
35 id	XOR EAX, i <i>mm32</i>	Valid	Valid	EAX XOR imm32.
REX.W + 35 id	XOR RAX, i <i>mm32</i>	Valid	N.E.	RAX XOR imm32 (sign- extended).
80 /6 ib	XOR <i>r/m8, imm8</i>	Valid	Valid	r/m8 XOR imm8.
REX + 80 /6 <i>ib</i>	XOR r/m8*, imm8	Valid	N.E.	r/m8 XOR imm8.
81 /6 iw	XOR r/m16, imm16	Valid	Valid	r/m16 XOR imm16.
81 /6 id	XOR r/m32, imm32	Valid	Valid	r/m32 XOR imm32.
REX.W + 81 /6 id	XOR r/m64, imm32	Valid	N.E.	r/m64 XOR imm32 (sign- extended).
83 /6 ib	XOR r/m16, imm8	Valid	Valid	r/m16 XOR imm8 (sign- extended).
83 /6 ib	XOR r/m32, imm8	Valid	Valid	r/m32 XOR imm8 (sign- extended).
REX.W + 83 /6 <i>ib</i>	XOR r/m64, imm8	Valid	N.E.	r/m64 XOR imm8 (sign- extended).
30 / r	XOR <i>r/m8, r8</i>	Valid	Valid	r/m8 XOR r8.
REX + 30 /r	XOR <i>r/m8*, r8*</i>	Valid	N.E.	<i>г/m8</i> ХОR <i>г8.</i>
31 /r	XOR r/m16, r16	Valid	Valid	r/m16 XOR r16.
31 /r	XOR r/m32, r32	Valid	Valid	г/m32 XOR r32.
REX.W + 31 /r	XOR r/m64, r64	Valid	N.E.	r/m64 XOR r64.
32 /r	XOR <i>r8, r/m8</i>	Valid	Valid	r8 XOR r/m8.
REX + 32 /r	XOR <i>r8*, r/m8*</i>	Valid	N.E.	r8 XOR r/m8.
33 /r	XOR r16, r/m16	Valid	Valid	r16 XOR r/m16.
33 /r	XOR <i>r32, r/m32</i>	Valid	Valid	r32 XOR r/m32.
REX.W + 33 /r	XOR <i>r64, r/m64</i>	Valid	N.E.	r64 XOR r/m64.

#### NOTES:

\* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

#### Description

Performs a bitwise exclusive OR (XOR) operation on the destination (first) and source (second) operands and stores the result in the destination operand location. The source operand can be an immediate, a register, or a memory location; the destination operand can be a register or a memory location. (However, two memory operands cannot be used in one instruction.) Each bit of the result is 1 if the

corresponding bits of the operands are different; each bit is 0 if the corresponding bits are the same.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

In 64-bit mode, using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

#### Operation

DEST  $\leftarrow$  DEST XOR SRC;

#### **Flags Affected**

The OF and CF flags are cleared; the SF, ZF, and PF flags are set according to the result. The state of the AF flag is undefined.

#### **Protected Mode Exceptions**

#GP(0)	If the destination operand points to a non-writable segment.
	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	If the DS, ES, FS, or GS register contains a NULL segment selector.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

#### **Real-Address Mode Exceptions**

#GP	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS	If a memory operand effective address is outside the SS segment limit.

#### Virtual-8086 Mode Exceptions

#GP(0)	If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0)	If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)	If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made.

## **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
#PF(fault-code)	If a page fault occurs.
#AC(0)	If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

# XORPD—Bitwise Logical XOR for Double-Precision Floating-Point Values

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
66 0F 57 /r	XORPD xmm1, xmm2/m128	Valid	Valid	Bitwise exclusive-OR of xmm2/m128 and xmm1.

#### Description

Performs a bitwise logical exclusive-OR of the two packed double-precision floatingpoint values from the source operand (second operand) and the destination operand (first operand), and stores the result in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

#### Operation

DEST[127:0]  $\leftarrow$  DEST[127:0] BitwiseXOR SRC[127:0];

#### Intel C/C++ Compiler Intrinsic Equivalent

XORPD \_\_m128d \_mm\_xor\_pd(\_\_m128d a, \_\_m128d b)

#### SIMD Floating-Point Exceptions

None.

#### **Protected Mode Exceptions**

	<ul> <li>A second sec second second sec</li></ul>
#GP(0)	For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
	If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0)	For an illegal address in the SS segment.
#PF(fault-code)	For a page fault.
#NM	If CR0.TS[bit 3] = 1.
#UD	If CR0.EM[bit 2] = 1.
	If CR4.OSFXSR[bit 9] = 0.
	If CPUID.01H: EDX.SSE2[bit $26$ ] = 0.

#### **Real-Address Mode Exceptions**

#GP(0)	If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM	If CR0.TS[bit 3] = 1.
#UD	If CR0.EM[bit 2] = 1.
	If $CR4.OSFXSR[bit 9] = 0.$
	If CPUID.01H: EDX.SSE2[bit 26] = $0$ .

## Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode #PF(fault-code) For a page fault.

## **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
	If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#PF(fault-code)	For a page fault.
#NM	If CR0.TS[bit 3] = 1.
#UD	If CR0.EM[bit 2] = 1.
	If $CR4.OSFXSR[bit 9] = 0.$
	If CPUID.01H: EDX.SSE2[bit 26] $= 0.$

## XORPS—Bitwise Logical XOR for Single-Precision Floating-Point Values

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F 57 /r	XORPS xmm1, xmm2/m128	Valid	Valid	Bitwise exclusive-OR of xmm2/m128 and xmm1.

#### Description

Performs a bitwise logical exclusive-OR of the four packed single-precision floatingpoint values from the source operand (second operand) and the destination operand (first operand), and stores the result in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

#### Operation

DEST[127:0] ← DEST[127:0] BitwiseXOR SRC[127:0];

#### Intel C/C++ Compiler Intrinsic Equivalent

XORPS \_\_m128 \_mm\_xor\_ps(\_\_m128 a, \_\_m128 b)

#### SIMD Floating-Point Exceptions

None.

#### **Protected Mode Exceptions**

#GP(0)	For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
	If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0)	For an illegal address in the SS segment.
#PF(fault-code)	For a page fault.
#NM	If CR0.TS[bit 3] = 1.
#UD	If CR0.EM[bit 2] = 1.
	If $CR4.OSFXSR[bit 9] = 0.$
	If CPUID.01H: EDX.SSE[bit $25$ ] = 0.

#### **Real-Address Mode Exceptions**

#GP(0)	If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
	If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM	If CR0.TS[bit 3] = 1.
#UD	If CR0.EM[bit 2] = 1.
	If $CR4.OSFXSR[bit 9] = 0.$
	If CPUID.01H: EDX.SSE[bit 25] = 0.

## Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode #PF(fault-code) For a page fault.

## **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#SS(0)	If a memory address referencing the SS segment is in a non- canonical form.
#GP(0)	If the memory address is in a non-canonical form.
	If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#PF(fault-code)	For a page fault.
#NM	If CR0.TS[bit 3] = 1.
#UD	If CRO.EM[bit 2] = 1.
	If $CR4.OSFXSR[bit 9] = 0.$
	If CPUID.01H: $EDX.SSE[bit 25] = 0.$

#### **INSTRUCTION SET REFERENCE, N-Z**

# 5.1 OVERVIEW

This chapter describes the virtual-machine extensions (VMX) for the Intel 64 and IA-32 architectures. VMX is intended to support virtualization of processor hardware and a system software layer acting as a host to multiple guest software environments. The virtual-machine extensions (VMX) includes five instructions that manage the virtual-machine control structure (VMCS) and five instruction that manage VMX operation. Additional details of VMX are described in *IA-32 Intel Architecture Software Developer's Manual, Volume 3B*.

The behavior of the VMCS-maintenance instructions is summarized below:

- VMPTRLD This instruction takes a single 64-bit source operand that is in memory. It makes the referenced VMCS active and current, loading the current-VMCS pointer with this operand and establishes the current VMCS based on the contents of VMCS-data area in the referenced VMCS region. Because this makes the referenced VMCS active, a logical processor may start maintaining on the processor some of the VMCS data for the VMCS.
- **VMPTRST** This instruction takes a single 64-bit destination operand that is in memory. The current-VMCS pointer is stored into the destination operand.
- VMCLEAR This instruction takes a single 64-bit operand that is in memory. The instruction sets the launch state of the VMCS referenced by the operand to "clear", renders that VMCS inactive, and ensures that data for the VMCS have been written to the VMCS-data area in the referenced VMCS region. If the operand is the same as the current-VMCS pointer, that pointer is made invalid.
- VMREAD This instruction reads a component from the VMCS (the encoding of that field is given in a register operand) and stores it into a destination operand that may be a register or in memory.
- VMWRITE This instruction writes a component to the VMCS (the encoding of that field is given in a register operand) from a source operand that may be a register or in memory.

The behavior of the VMX management instructions is summarized below:

- **VMCALL** This instruction allows a guest in VMX non-root operation to call the VMM for service. A VM exit occurs, transferring control to the VMM.
- **VMLAUNCH** This instruction launches a virtual machine managed by the VMCS. A VM entry occurs, transferring control to the VM.
- **VMRESUME** This instruction resumes a virtual machine managed by the VMCS. A VM entry occurs, transferring control to the VM.
- VMXOFF This instruction causes the processor to leave VMX operation.

 VMXON — This instruction takes a single 64-bit source operand that is in memory. It causes a logical processor to enter VMX root operation and to use the memory referenced by the operand to support VMX operation.

Only VMCALL can be executed in compatibility mode (causing a VM exit). The other VMX instructions generate invalid-opcode exceptions if executed in compatibility mode.

## 5.2 CONVENTIONS

The operation sections for the VMX instructions in Section 5.3 use the pseudo-function VMexit, which indicates that the logical processor performs a VM exit.

The operation sections also use the pseudo-functions VMsucceed, VMfail, VMfailInvalid, and VMfailValid. These pseudo-functions signal instruction success or failure by setting or clearing bits in RFLAGS and, in some cases, by writing the VM-instruction error field. The following pseudocode fragments detail these functions:

VMsucceed:

 $CF \leftarrow 0;$  $PF \leftarrow 0;$ 

- $\mathsf{AF} \leftarrow \mathsf{0};$
- $ZF \leftarrow 0;$
- $SF \leftarrow 0;$
- $OF \leftarrow 0;$

VMfail(ErrorNumber):

IF VMCS pointer is valid THEN VMfailValid(ErrorNumber); ELSE VMfailInvalid;

FI;

VMfailInvalid:

 $CF \leftarrow 1;$   $PF \leftarrow 0;$   $AF \leftarrow 0;$   $ZF \leftarrow 0;$   $SF \leftarrow 0;$  $OF \leftarrow 0;$  VMfailValid(ErrorNumber):// executed only if there is a current VMCS

 $\begin{array}{l} \mathsf{CF} \leftarrow \mathsf{0};\\ \mathsf{PF} \leftarrow \mathsf{0};\\ \mathsf{AF} \leftarrow \mathsf{0};\\ \mathsf{ZF} \leftarrow \mathsf{1};\\ \mathsf{SF} \leftarrow \mathsf{0};\\ \mathsf{OF} \leftarrow \mathsf{0};\\ \mathsf{OF} \leftarrow \mathsf{0};\\ \mathsf{Set the VM-instruction error field to ErrorNumber}; \end{array}$ 

The different VM-instruction error numbers are enumerated in Appendix J, "VM Instruction Error Numbers," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B.

# 5.3 VMX INSTRUCTIONS

This section provides detailed descriptions of the VMX instructions.

## VMCALL—Call to VM Monitor

Opcode	Instruction	Description
0F 01 C1	VMCALL	Call to VM monitor by causing VM exit.

#### Description

This instruction allows guest software can make a call for service into an underlying VM monitor. The details of the programming interface for such calls are VMM-specific; this instruction does nothing more than cause a VM exit, registering the appropriate exit reason.

Use of this instruction in VMX root operation invokes an SMM monitor (see Section 24.16.2 in *IA-32 Intel Architecture Software Developer's Manual, Volume 3B*). This invocation will activate the dual-monitor treatment of system-management interrupts (SMIs) and system-management mode (SMM) if it is not already active (see Section 24.16.6 in *IA-32 Intel Architecture Software Developer's Manual, Volume 3B*).

#### Operation

```
IF not in VMX operation
   THEN #UD:
ELSIF in VMX non-root operation
   THEN VM exit:
ELSIF in SMM or if the valid bit in the IA32 SMM MONITOR CTL MSR is clear
   THEN VMfail(VMCALL executed in VMX root operation);
ELSIF (RFLAGS.VM = 1) OR (IA32 EFER.LMA = 1 and CS.L = 0)
   THEN #UD:
ELSIF CPL > 0
   THEN #GP(0);
ELSIF dual-monitor treatment of SMIs and SMM is active
   THEN perform an SMM VM exit (see Section 24.16.2
    of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B);
ELSIF current-VMCS pointer is not valid
   THEN VMfailInvalid:
ELSIF launch state of current VMCS is not clear
   THEN VMfailValid(VMCALL with non-clear VMCS);
ELSIF VM-exit control fields are not valid (see Section 24.16.6.1 of the Intel® 64 and IA-32 Archi-
tectures Software Developer's Manual, Volume 3B)
   THEN VMfailValid(VMCALL with invalid VM-exit control fields);
ELSE
   enter SMM:
   read revision identifier in MSEG;
   IF revision identifier does not match that supported by processor
        THEN
```

```
leave SMM;
VMfailValid(VMCALL with incorrect MSEG revision identifier);
ELSE
read SMM-monitor features field in MSEG (see Section 24.16.6.2,
in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B);
IF features field is invalid
THEN
leave SMM;
VMfailValid(VMCALL with invalid SMM-monitor features);
ELSE activate dual-monitor treatment of SMIs and SMM (see Section 24.16.6
in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume
3B);
Fl;
Fl;
```

```
Flags Affected
```

See the operation section and Section 5.2.

#### **Use of Prefixes**

LOCK	Causes #UD
REP*	Cause #UD (includes REPNE/REPNZ and REP/REPE/REPZ)
Segment overrides	Ignored
Operand size	Causes #UD
Address size	Ignored
REX	Ignored

#### **Protected Mode Exceptions**

#GP(0)	If the current privilege level is not 0 and the logical processor is
	in VMX root operation.
#UD	If executed outside VMX operation.

#### **Real-Address Mode Exceptions**

#UD A logical processor cannot be in real-address mode while in VMX operation and the VMCALL instruction is not recognized outside VMX operation.

#### Virtual-8086 Mode Exceptions

```
#UD If executed outside VMX non-root operation.
```

## **Compatibility Mode Exceptions**

#UD If executed outside VMX non-root operation.

## **64-Bit Mode Exceptions**

#UD If executed outside VMX operation.

## VMCLEAR—Clear Virtual-Machine Control Structure

Opcode	Instruction	Description
66 0F C7 /6	VMCLEAR m64	Copy VMCS data to VMCS region in memory.

#### Description

This instruction applies to the VMCS whose VMCS region resides at the physical address contained in the instruction operand. The instruction ensures that VMCS data for that VMCS (some of these data may be currently maintained on the processor) are copied to the VMCS region in memory. It also initializes parts of the VMCS region (for example, it sets the launch state of that VMCS to clear). See Chapter 20, "Virtual-Machine Control Structures," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B.

The operand of this instruction is always 64 bits and is always in memory. If the operand is the current-VMCS pointer, then that pointer is made invalid (set to FFFFFFF\_FFFFFFFH).

Note that the VMCLEAR instruction might not explicitly write any VMCS data to memory; the data may be already resident in memory before the VMCLEAR is executed.

#### Operation

```
IF (register operand) or (not in VMX operation) or (RFLAGS.VM = 1) or
(IA32 EFER.LMA = 1 and CS.L = 0)
   THEN #UD:
ELSIF in VMX non-root operation
   THEN VM exit;
ELSIF CPL > 0
   THEN #GP(0):
   ELSE
        addr ← contents of 64-bit in-memory operand;
        IF addr is not 4KB-aligned OR
        (processor supports Intel 64 architecture and
        addr sets any bits beyond the physical-address width) OR
        (processor does not support Intel 64 architecture, addr sets any bits in the range 63:32)
             THEN VMfail(VMCLEAR with invalid physical address);
             ELSIF addr = VMXON pointer
                 THEN VMfail(VMCLEAR with VMXON pointer);
                 ELSE
                      ensure that data for VMCS referenced by the operand is in memory;
                      initialize implementation-specific data in VMCS region;
                      launch state of VMCS referenced by the operand \leftarrow "clear"
```

```
IF operand addr = current-VMCS pointer
THEN current-VMCS pointer ← FFFFFFF_FFFFFFF;
FI;
VMsucceed;
```

FI;

#### **Flags Affected**

FI;

See the operation section and Section 5.2.

#### **Use of Prefixes**

LOCK	Causes #UD.
REP*	Reserved and may cause unpredictable behavior (applies to both REPNE/REPNZ and REP/REPE/REPZ).
Segment overrides	Treated normally
Operand size	Ignored
Address size	Treated normally
REX	Register extensions treated normally; operand-size overrides ignored

#### **Protected Mode Exceptions**

If the current privilege level is not 0.
If the memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains an unusable segment.
If the operand is located in an execute-only code segment.
If a page fault occurs in accessing the memory operand.
If the memory operand effective address is outside the SS segment limit.
If the SS register contains an unusable segment.
If operand is a register.
If not in VMX operation.

#### **Real-Address Mode Exceptions**

#UD A logical processor cannot be in real-address mode while in VMX operation and the VMCLEAR instruction is not recognized outside VMX operation.

## Virtual-8086 Mode Exceptions

```
#UD The VMCLEAR instruction is not recognized in virtual-8086 mode.
```

#### **Compatibility Mode Exceptions**

#UD The VMCLEAR instruction is not recognized in compatibility mode.

#GP(0)	If the current privilege level is not 0.
	If the source operand is in the CS, DS, ES, FS, or GS segments and the memory address is in a non-canonical form.
#PF(fault-code)	If a page fault occurs in accessing the memory operand.
#SS(0)	If the source operand is in the SS segment and the memory address is in a non-canonical form.
#UD	If operand is a register.
	If not in VMX operation.

## VMLAUNCH/VMRESUME—Launch/Resume Virtual Machine

Opcode	Instruction	Description
0F 01 C2	VMLAUNCH	Launch virtual machine managed by current VMCS.
0F 01 C3	VMRESUME	Resume virtual machine managed by current VMCS.

#### Description

Effects a VM entry managed by the current VMCS.

- VMLAUNCH fails if the launch state of current VMCS is not "clear". If the instruction is successful, it sets the launch state to "launched."
- VMRESUME fails if the launch state of the current VMCS is not "launched."

If VM entry is attempted, the logical processor performs a series of consistency checks as detailed in Chapter 22, "VM Entries," in the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B.* Failure to pass checks on the VMX controls or on the host-state area passes control to the instruction following the VMLAUNCH or VMRESUME instruction. If these pass but checks on the guest-state area fail, the logical processor loads state from the host-state area of the VMCS, passing control to the instruction referenced by the RIP field in the host-state area.

VM entry is not allowed when events are blocked by MOV SS or POP SS. Neither VMLAUNCH nor VMRESUME should be used immediately after either MOV to SS or POP to SS.

#### Operation

IF (not in VMX operation) or (RFLAGS.VM = 1) or (IA32 EFER.LMA = 1 and CS.L = 0) THEN #UD: ELSIF in VMX non-root operation THEN VMexit: ELSIF CPL > 0 THEN #GP(0); ELSIF current-VMCS pointer is not valid THEN VMfailInvalid; ELSIF events are being blocked by MOV SS THEN VMfailValid(VM entry with events blocked by MOV SS); ELSIF (VMLAUNCH and launch state of current VMCS is not "clear") THEN VMfailValid(VMLAUNCH with non-clear VMCS); ELSIF (VMRESUME and launch state of current VMCS is not "launched") THEN VMfailValid(VMRESUME with non-launched VMCS); ELSE Check settings of VMX controls and host-state area; IF invalid settings

THEN VMfailValid(VM entry with invalid VMX-control field(s)) or

VMfailValid(VM entry with invalid host-state field(s)) or

VMfailValid(VM entry with invalid executive-VMCS pointer)) or

VMfailValid(VM entry with non-launched executive VMCS) or

VMfailValid(VM entry with executive-VMCS pointer not VMXON pointer) or

 $\mathsf{VMfailValid}(\mathsf{VM}\xspace$  with invalid  $\mathsf{VM}\xspace$  execution control fields in executive  $\mathsf{VMCS})$ 

as appropriate;

#### ELSE

```
Attempt to load quest state and PDPTRs as appropriate;
clear address-range monitoring;
IF failure in checking quest state or PDPTRs
    THEN VM entry fails (see Section 22.7, in the
    Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B);
    ELSE
         Attempt to load MSRs from VM-entry MSR-load area;
         IF failure
              THEN VM entry fails (see Section 22.7, in the Intel® 64 and IA-32
              Architectures Software Developer's Manual, Volume 3B);
              ELSE
                  IF VMLAUNCH
                       THEN launch state of VMCS \leftarrow "launched";
                  FI:
                  IF in SMM and "entry to SMM" VM-entry control is 0
                       THEN
                            IF "deactivate dual-monitor treatment" VM-entry
                            control is 0
                                THEN SMM-transfer VMCS pointer \leftarrow
                                current-VMCS pointer:
                            FI:
                            IF executive-VMCS pointer is VMX pointer
                                 THEN current-VMCS pointer ←
                                 VMCS-link pointer;
                                ELSE current-VMCS pointer ←
                                 executive-VMCS pointer;
                            FI:
                            leave SMM:
                   FI:
                   VM entry succeeds;
         FI:
FI;
```

FI:

Further details of the operation of the VM-entry appear in Chapter 22 of *IA-32 Intel Architecture Software Developer's Manual, Volume 3B.* 

#### **Flags Affected**

See the operation section and Section 5.2.

#### **Use of Prefixes**

LOCK	Causes #UD
REP*	Cause #UD (includes REPNE/REPNZ and REP/REPE/REPZ)
Segment overrides	Ignored
Operand size	Causes #UD
Address size	Ignored
REX	Ignored

#### **Protected Mode Exceptions**

#GP(0)	If the current privilege level is not 0.
#UD	If executed outside VMX operation.

#### **Real-Address Mode Exceptions**

#UD A logical processor cannot be in real-address mode while in VMX operation and the VMLAUNCH and VMRESUME instructions are not recognized outside VMX operation.

#### Virtual-8086 Mode Exceptions

#UD The VMLAUNCH and VMRESUME instructions are not recognized in virtual-8086 mode.

#### **Compatibility Mode Exceptions**

#UD The VMLAUNCH and VMRESUME instructions are not recognized in compatibility mode.

- #GP(0) If the current privilege level is not 0.
- #UD If executed outside VMX operation.

## VMPTRLD—Load Pointer to Virtual-Machine Control Structure

Opcode	Instruction	Description
0F C7 /6	VMPTRLD m64	Loads the current VMCS pointer from memory.

## Description

Marks the current-VMCS pointer valid and loads it with the physical address in the instruction operand. The instruction fails if its operand is not properly aligned, sets unsupported physical-address bits, or is equal to the VMXON pointer. In addition, the instruction fails if the 32 bits in memory referenced by the operand do not match the VMCS revision identifier supported by this processor.<sup>1</sup>

The operand of this instruction is always 64 bits and is always in memory.

### Operation

```
IF (register operand) or (not in VMX operation) or (RFLAGS.VM = 1) or
(IA32 EFER.LMA = 1 and CS.L = 0)
   THEN #UD;
ELSIF in VMX non-root operation
   THEN VMexit;
ELSIF CPL > 0
   THEN #GP(0);
   ELSE
        addr \leftarrow contents of 64-bit in-memory source operand;
        IF addr is not 4KB-aligned OR
        (processor supports Intel 64 architecture and
        addr sets any bits beyond the processor's physical-address width) OR
        processor does not support Intel 64 architecture and addr sets any bits in the range 63:32
             THEN VMfail(VMPTRLD with invalid physical address);
        ELSIF addr = VMXON pointer
             THEN VMfail(VMPTRLD with VMXON pointer);
             ELSE
                 rev \leftarrow 32 bits located at physical address addr;
                 IF rev \neq VMCS revision identifier supported by processor
                      THEN VMfail(VMPTRLD with incorrect VMCS revision identifier);
                      ELSE
                           current-VMCS pointer \leftarrow addr;
                           VMsucceed:
                 FI:
```

Software should consult the VMX capability MSR VMX\_BASIC to discover the VMCS revision identifier supported by this processor (see Appendix G, "VMX Capability Reporting Facility," in the Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 3B).

FI;

FI;

## **Flags Affected**

See the operation section and Section 5.2.

## **Use of Prefixes**

LOCK	Causes #UD
REPNE/REPNZ	Causes #UD
REP/REPE/REPZ	Changes encoding to that of VMXON; see "VMXON—Enter VMX Operation" for operation and interactions with other prefixes.
Segment overrides	Treated normally
Operand size	Changes encoding to that of VMCLEAR; see "VMCLEAR—Clear Virtual-Machine Control Structure" for operation and interac- tions with other prefixes.
Address size	Treated normally
REX	Register extensions treated normally; operand-size overrides ignored

## **Protected Mode Exceptions**

#GP(0)	If the current privilege level is not 0.
	If the memory source operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	If the DS, ES, FS, or GS register contains an unusable segment.
	If the source operand is located in an execute-only code segment.
#PF(fault-code)	If a page fault occurs in accessing the memory source operand.
#SS(0)	If the memory source operand effective address is outside the SS segment limit.
	If the SS register contains an unusable segment.
#UD	If operand is a register.
	If not in VMX operation.

## **Real-Address Mode Exceptions**

#UD A logical processor cannot be in real-address mode while in VMX operation and the VMPTRLD instruction is not recognized outside VMX operation.

## Virtual-8086 Mode Exceptions

```
#UD The VMPTRLD instruction is not recognized in virtual-8086 mode.
```

## **Compatibility Mode Exceptions**

#UD The VMPTRLD instruction is not recognized in compatibility mode.

## **64-Bit Mode Exceptions**

#GP(0)	If the current privilege level is not 0.
	If the source operand is in the CS, DS, ES, FS, or GS segments and the memory address is in a non-canonical form.
#PF(fault-code)	If a page fault occurs in accessing the memory source operand.
#SS(0)	If the source operand is in the SS segment and the memory address is in a non-canonical form.
#UD	If operand is a register.
	If not in VMX operation.

## VMPTRST—Store Pointer to Virtual-Machine Control Structure

Opcode	Instruction	Description
0F C7 /7	VMPTRST	Stores the current VMCS pointer into memory.

## Description

Stores the current-VMCS pointer into a specified memory address. The operand of this instruction is always 64 bits and is always in memory.

### Operation

```
IF (register operand) or (not in VMX operation) or (RFLAGS.VM = 1) or
(IA32_EFER.LMA = 1 and CS.L = 0)
THEN #UD;
ELSIF in VMX non-root operation
THEN VMexit;
ELSIF CPL > 0
THEN #GP(0);
ELSE
64-bit in-memory destination operand ← current-VMCS pointer;
VMsucceed;
```

FI;

#### **Flags Affected**

See the operation section and Section 5.2.

#### **Use of Prefixes**

LOCK	Causes #UD
REP*	Cause #UD (includes REPNE/REPNZ and REP/REPE/REPZ)
Segment overrides	Treated normally
Operand size	Causes #UD
Address size	Treated normally
REX	Register extensions treated normally; operand-size overrides ignored

## **Protected Mode Exceptions**

#GP(0) If the current privilege level is not 0.	
If the memory destination operand effective a the CS, DS, ES, FS, or GS segment limit.	address is outside

	If the DS, ES, FS, or GS register contains an unusable segment.
	If the destination operand is located in a read-only data segment or any code segment.
#PF(fault-code)	If a page fault occurs in accessing the memory destination operand.
#SS(0)	If the memory destination operand effective address is outside the SS segment limit.
	If the SS register contains an unusable segment.
#UD	If operand is a register.
	If not in VMX operation.

## **Real-Address Mode Exceptions**

#UD

A logical processor cannot be in real-address mode while in VMX operation and the VMPTRST instruction is not recognized outside VMX operation.

## Virtual-8086 Mode Exceptions

#UD The VMPTRST instruction is not recognized in virtual-8086 mode.

#### **Compatibility Mode Exceptions**

#UD The VMPTRST instruction is not recognized in compatibility mode.

## **64-Bit Mode Exceptions**

#GP(0)	If the current privilege level is not 0.
	If the destination operand is in the CS, DS, ES, FS, or GS segments and the memory address is in a non-canonical form.
#PF(fault-code)	If a page fault occurs in accessing the memory destination operand.
#SS(0)	If the destination operand is in the SS segment and the memory address is in a non-canonical form.
#UD	If operand is a register.
	If not in VMX operation.

Opcode	Instruction	Description
0F 78	VMREAD r/m64, r64	Reads a specified VMCS field (in 64-bit mode).
0F 78	VMREAD r/m32, r32	Reads a specified VMCS field (outside 64-bit mode).

## VMREAD—Read Field from Virtual-Machine Control Structure

### Description

Reads a specified field from the VMCS and stores it into a specified destination operand (register or memory).

The specific VMCS field is identified by the VMCS-field encoding contained in the register source operand. Outside IA-32e mode, the source operand has 32 bits, regardless of the value of CS.D. In 64-bit mode, the source operand has 64 bits; however, if bits 63:32 of the source operand are not zero, VMREAD will fail due to an attempt to access an unsupported VMCS component (see operation section).

The effective size of the destination operand, which may be a register or in memory, is always 32 bits outside IA-32e mode (the setting of CS.D is ignored with respect to operand size) and 64 bits in 64-bit mode. If the VMCS field specified by the source operand is shorter than this effective operand size, the high bits of the destination operand are cleared to 0. If the VMCS field is longer, then the high bits of the field are not read.

Note that any faults resulting from accessing a memory destination operand can occur only after determining, in the operation section below, that the VMCS pointer is valid and that the specified VMCS field is supported.

## Operation

```
IF (not in VMX operation) or (RFLAGS.VM = 1) or

(IA32_EFER.LMA = 1 and CS.L = 0)

THEN #UD;

ELSIF in VMX non-root operation

THEN VMexit;

ELSIF CPL > 0

THEN #GP(0);

ELSIF current-VMCS pointer is not valid

THEN VMfailInvalid;

ELSIF register source operand does not correspond to any VMCS field

THEN VMfailInvalid;

ELSIF register source operand does not correspond to any VMCS field

THEN VMfailValid(VMREAD/VMWRITE from/to unsupported VMCS component);

ELSE

DEST ← contents of VMCS field indexed by register source operand;

VMsucceed;
```

FI;

## **Flags Affected**

See the operation section and Section 5.2.

### **Use of Prefixes**

LOCK	Causes #UD
REP*	Cause #UD (includes REPNE/REPNZ and REP/REPE/REPZ)
Segment overrides	Treated normally
Operand size	Causes #UD
Address size	Treated normally
REX	Register extensions treated normally; operand-size overrides ignored

## **Protected Mode Exceptions**

#GP(0)	If the current privilege level is not 0.
	If a memory destination operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	If the DS, ES, FS, or GS register contains an unusable segment.
	If the destination operand is located in a read-only data segment or any code segment.
#PF(fault-code)	If a page fault occurs in accessing a memory destination operand.
#SS(0)	If a memory destination operand effective address is outside the SS segment limit.
	If the SS register contains an unusable segment.
#UD	If not in VMX operation.

## **Real-Address Mode Exceptions**

#UD A logical processor cannot be in real-address mode while in VMX operation and the VMREAD instruction is not recognized outside VMX operation.

#### Virtual-8086 Mode Exceptions

#UD The VMREAD instruction is not recognized in virtual-8086 mode.

## **Compatibility Mode Exceptions**

#UD The VMREAD instruction is not recognized in compatibility mode.

## 64-Bit Mode Exceptions

#GP(0)	If the current privilege level is not 0.		
	If the memory destination operand is in the CS, DS, ES, FS, or GS segments and the memory address is in a non-canonical form.		
#PF(fault-code)	If a page fault occurs in accessing a memory destination operand.		
#SS(0)	If the memory destination operand is in the SS segment and the memory address is in a non-canonical form.		
#UD	If not in VMX operation.		

## VMRESUME—Resume Virtual Machine

See VMLAUNCH/VMRESUME—Launch/Resume Virtual Machine.

Opcode	Instruction	Description
0F 79	VMWRITE r64, r/m64	Writes.a specified VMCS field (in 64-bit mode)
0F 79	VMWRITE r32, r/m32	Writes.a specified VMCS field (outside 64-bit mode)

## VMWRITE—Write Field to Virtual-Machine Control Structure

### Description

Writes to a specified field in the VMCS specified by a secondary source operand (register only) using the contents of a primary source operand (register or memory).

The VMCS field is identified by the VMCS-field encoding contained in the register secondary source operand. Outside IA-32e mode, the secondary source operand is always 32 bits, regardless of the value of CS.D. In 64-bit mode, the secondary source operand has 64 bits; however, if bits 63:32 of the secondary source operand are not zero, VMWRITE will fail due to an attempt to access an unsupported VMCS component (see operation section).

The effective size of the primary source operand, which may be a register or in memory, is always 32 bits outside IA-32e mode (the setting of CS.D is ignored with respect to operand size) and 64 bits in 64-bit mode. If the VMCS field specified by the secondary source operand is shorter than this effective operand size, the high bits of the primary source operand are ignored. If the VMCS field is longer, then the high bits of the field are cleared to 0.

Note that any faults resulting from accessing a memory source operand occur after determining, in the operation section below, that the VMCS pointer is valid but before determining if the destination VMCS field is supported.

## Operation

IF (not in VMX operation) or (RFLAGS.VM = 1) or (IA32\_EFER.LMA = 1 and CS.L = 0) THEN #UD; ELSIF in VMX non-root operation THEN VMexit; ELSIF CPL > 0 THEN #GP(0); ELSIF current-VMCS pointer is not valid THEN VMfailInvalid; ELSIF register destination operand does not correspond to any VMCS field THEN VMfailValid(VMREAD/VMWRITE from/to unsupported VMCS component); ELSIF VMCS field indexed by register destination operand is read-only) THEN VMfailValid(VMWRITE to read-only VMCS component); ELSIF VMCS field indexed by register destination operand ← SRC; VMsucceed;

FI;

## **Flags Affected**

See the operation section and Section 5.2.

### **Use of Prefixes**

LOCK	Causes #UD
REP*	Cause #UD (includes REPNE/REPNZ and REP/REPE/REPZ)
Segment overrides	Treated normally
Operand size	Causes #UD
Address size	Treated normally
REX	Register extensions treated normally; operand-size overrides ignored

## **Protected Mode Exceptions**

#GP(0)	If the current privilege level is not 0.
	If a memory source operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	If the DS, ES, FS, or GS register contains an unusable segment.
	If the source operand is located in an execute-only code segment.
#PF(fault-code)	If a page fault occurs in accessing a memory source operand.
#SS(0)	If a memory source operand effective address is outside the SS segment limit.
	If the SS register contains an unusable segment.
#UD	If not in VMX operation.

## **Real-Address Mode Exceptions**

#UD A logical processor cannot be in real-address mode while in VMX operation and the VMWRITE instruction is not recognized outside VMX operation.

#### Virtual-8086 Mode Exceptions

#UD The VMWRITE instruction is not recognized in virtual-8086 mode.

### **Compatibility Mode Exceptions**

#UD The VMWRITE instruction is not recognized in compatibility mode.

## VMX INSTRUCTION REFERENCE

## 64-Bit Mode Exceptions

#GP(0)	If the current privilege level is not 0.		
	If the memory source operand is in the CS, DS, ES, FS, or GS segments and the memory address is in a non-canonical form.		
#PF(fault-code)	If a page fault occurs in accessing a memory source operand.		
#SS(0)	If the memory source operand is in the SS segment and the memory address is in a non-canonical form.		
#UD	If not in VMX operation.		

## VMXOFF—Leave VMX Operation

Opcode	Instruction	Description
0F 01 C4	VMXOFF	Leaves VMX operation.

### Description

Takes the logical processor out of VMX operation, unblocks INIT signals, re-enables A20M, and clears any address-range monitoring.<sup>1</sup>

## Operation

IF (not in VMX operation) or (RFLAGS.VM = 1) or (IA32\_EFER.LMA = 1 and CS.L = 0) THEN #UD; ELSIF in VMX non-root operation THEN VMexit; ELSIF CPL > 0 THEN #GP(0); ELSIF dual-monitor treatment of SMIs and SMM is active THEN VMfail(VMXOFF under dual-monitor treatment of SMIs and SMM); ELSE leave VMX operation; unblock INIT; unblock and enable A20M; clear address-range monitoring; VMsucceed;

## FI;

#### **Flags Affected**

See the operation section and Section 5.2.

#### **Use of Prefixes**

LOCK	Causes #UD
REP*	Cause #UD (includes REPNE/REPNZ and REP/REPE/REPZ)
Segment overrides	Ignored
Operand size	Causes #UD

<sup>1.</sup> See the information on MONITOR/MWAIT in Chapter 7, "Multiple-Processor Management," of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

#### VMX INSTRUCTION REFERENCE

Address size	Ignored
REX	Ignored

#### **Protected Mode Exceptions**

#GP(0)	If executed in VMX root operation with $CPL > 0$ .
#UD	If executed outside VMX operation.

### **Real-Address Mode Exceptions**

#UD A logical processor cannot be in real-address mode while in VMX operation and the VMXOFF instruction is not recognized outside VMX operation.

#### Virtual-8086 Mode Exceptions

#UD The VMXOFF instruction is not recognized in virtual-8086 mode.

#### **Compatibility Mode Exceptions**

#UD The VMXOFF instruction is not recognized in compatibility mode.

### **64-Bit Mode Exceptions**

- #GP(0) If executed in VMX root operation with CPL > 0.
- #UD If executed outside VMX operation.

VMXON—Enter	VMX	Operation	

Opcode	Instruction	Description
F3 0F C7 /6	VMXON m64	Enter VMX root operation.

## Description

Puts the logical processor in VMX operation with no current VMCS, blocks INIT signals, disables A20M, and clears any address-range monitoring established by the MONITOR instruction.<sup>1</sup>

The operand of this instruction is a 4KB-aligned physical address (the VMXON pointer) that references the VMXON region, which the logical processor may use to support VMX operation. This operand is always 64 bits and is always in memory.

## Operation

```
IF (register operand) or (CR4.VMXE = 0) or (CR0.PE = 0) or (RFLAGS.VM = 1) or
(IA32 EFER.LMA = 1 and CS.L = 0)
   THEN #UD:
ELSIF not in VMX operation
   THEN
        IF (CPL > 0) or (in A20M mode) or
        (the values of CRO and CR4 are supported in VMX operation<sup>2</sup>) or
        (bit 0 (lock bit) of IA32 FEATURE CONTROL MSR is clear) or
        (bit 2 of IA32_FEATURE_CONTROL MSR is clear)
             THEN #GP(0);
             ELSE
                 addr ← contents of 64-bit in-memory source operand;
                 IF addr is not 4KB-aligned or
                 (processor supports Intel 64 architecture and
                 addr sets any bits beyond the VMX physical-address width) or
                 (processor does not support Intel 64 architecture and
                 addr sets any bits in the range 63:32)
                      THEN VMfaillnvalid;
                      ELSE
                           rev \leftarrow 32 bits located at physical address addr;
                           IF rev \neq VMCS revision identifier supported by processor
                               THEN VMfailInvalid:
```

<sup>1.</sup> See the information on MONITOR/MWAIT in Chapter 7, "Multiple-Processor Management," of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

<sup>2.</sup> See Section 19.8 of the Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 3B.

ELSE

current-VMCS pointer ← FFFFFFF\_FFFFFFF; enter VMX operation; block INIT signals; block and disable A20M; clear address-range monitoring; VMsucceed;

FI;

```
FI;
FI;
ELSIF in VMX non-root operation
THEN VMexit;
ELSIF CPL > 0
THEN #GP(0);
ELSE VMfail("VMXON executed in VMX root operation");
FI;
```

### **Flags Affected**

See the operation section and Section 5.2.

## **Use of Prefixes**

LOCK	Causes #UD
REP*	Ignored (includes REPNE/REPNZ and REP/REPE/REPZ)
Segment overrides	Treated normally
Operand size	Ignored
Address size	Treated normally
REX	Register extensions treated normally; operand-size overrides ignored

#### **Protected Mode Exceptions**

#GP(0)	If executed outside VMX operation with CPL>0 or with invalid CR0 or CR4 fixed bits.
	If executed in A20M mode.
	If the memory source operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
	If the DS, ES, FS, or GS register contains an unusable segment.
	If the source operand is located in an execute-only code segment.
#PF(fault-code)	If a page fault occurs in accessing the memory source operand.

#SS(0)	If the memory source operand effective address is outside the SS segment limit.
	If the SS register contains an unusable segment.
#UD	If operand is a register.
	If executed with $CR4.VMXE = 0.$

## **Real-Address Mode Exceptions**

#UD The VMXON instruction is not recognized in real-address mode.

#### Virtual-8086 Mode Exceptions

#UD The VMXON instruction is not recognized in virtual-8086 mode.

#### **Compatibility Mode Exceptions**

#UD The VMXON instruction is not recognized in compatibility mode.

## **64-Bit Mode Exceptions**

#GP(0)	If executed outside VMX operation with CPL > 0 or with invalid CR0 or CR4 fixed bits.
	If executed in A20M mode.
	If the source operand is in the CS, DS, ES, FS, or GS segments and the memory address is in a non-canonical form.
#PF(fault-code)	If a page fault occurs in accessing the memory source operand.
#SS(0)	If the source operand is in the SS segment and the memory address is in a non-canonical form.
#UD	If operand is a register.
	If executed with $CR4.VMXE = 0.$

## VMX INSTRUCTION REFERENCE

Use the opcode tables in this chapter to interpret Intel 64 and IA-32 architecture object code. Instructions are divided into encoding groups:

- 1-byte, 2-byte and 3-byte opcode encodings are used to encode integer, system, MMX technology, SSE/SSE2/SSE3/SSSE3, and VMX instructions. Maps for these instructions are given in Table A-2 through Table A-6.
- Escape opcodes (in the format: ESC character, opcode, ModR/M byte) are used for floating-point instructions. The maps for these instructions are provided in Table A-7 through Table A-22.

## NOTE

All blanks in opcode maps are reserved and must not be used. Do not depend on the operation of undefined or blank opcodes.

# A.1 USING OPCODE TABLES

Tables in this appendix list opcodes of instructions (including required instruction prefixes, opcode extensions in associated ModR/M byte). Blank cells in the tables indicate opcodes that are reserved or undefined.

The opcode map tables are organized by hex values of the upper and lower 4 bits of an opcode byte. For 1-byte encodings (Table A-2), use the four high-order bits of an opcode to index a row of the opcode table; use the four low-order bits to index a column of the table. For 2-byte opcodes beginning with OFH (Table A-3), skip any instruction prefixes, the OFH byte (OFH may be preceded by 66H, F2H, or F3H) and use the upper and lower 4-bit values of the next opcode byte to index table rows and columns. Similarly, for 3-byte opcodes beginning with OF38H or OF3AH (Table A-4), skip any instruction prefixes, OF38H or OF3AH and use the upper and lower 4-bit values of the third opcode byte to index table rows and columns. See Section A.2.4, "Opcode Look-up Examples for One, Two, and Three-Byte Opcodes."

When a ModR/M byte provides opcode extensions, this information qualifies opcode execution. For information on how an opcode extension in the ModR/M byte modifies the opcode map in Table A-2 and Table A-3, see Section A.4.

The escape (ESC) opcode tables for floating point instructions identify the eight high order bits of opcodes at the top of each page. See Section A.5. If the accompanying ModR/M byte is in the range of 00H-BFH, bits 3-5 (the top row of the third table on each page) along with the reg bits of ModR/M determine the opcode. ModR/M bytes outside the range of 00H-BFH are mapped by the bottom two tables on each page of the section.

# A.2 KEY TO ABBREVIATIONS

Operands are identified by a two-character code of the form Zz. The first character, an uppercase letter, specifies the addressing method; the second character, a lower-case letter, specifies the type of operand.

## A.2.1 Codes for Addressing Method

The following abbreviations are used to document addressing methods:

- A Direct address: the instruction has no ModR/M byte; the address of the operand is encoded in the instruction. No base register, index register, or scaling factor can be applied (for example, far JMP (EA)).
- C The reg field of the ModR/M byte selects a control register (for example, MOV (0F20, 0F22)).
- D The reg field of the ModR/M byte selects a debug register (for example, MOV (0F21,0F23)).
- E A ModR/M byte follows the opcode and specifies the operand. The operand is either a general-purpose register or a memory address. If it is a memory address, the address is computed from a segment register and any of the following values: a base register, an index register, a scaling factor, a displacement.
- F EFLAGS/RFLAGS Register.
- G The reg field of the ModR/M byte selects a general register (for example, AX (000)).
- I Immediate data: the operand value is encoded in subsequent bytes of the instruction.
- J The instruction contains a relative offset to be added to the instruction pointer register (for example, JMP (0E9), LOOP).
- M The ModR/M byte may refer only to memory (for example, BOUND, LES, LDS, LSS, LFS, LGS, CMPXCHG8B).
- N The R/M field of the ModR/M byte selects a packed-quadword, MMX technology register.
- O The instruction has no ModR/M byte. The offset of the operand is coded as a word or double word (depending on address size attribute) in the instruction. No base register, index register, or scaling factor can be applied (for example, MOV (A0–A3)).
- P The reg field of the ModR/M byte selects a packed quadword MMX technology register.
- Q A ModR/M byte follows the opcode and specifies the operand. The operand is either an MMX technology register or a memory address. If it is a memory address, the address is computed from a segment register and any of the

following values: a base register, an index register, a scaling factor, and a displacement.

- R The R/M field of the ModR/M byte may refer only to a general register (for example, MOV (0F20-0F23)).
- S The reg field of the ModR/M byte selects a segment register (for example, MOV (8C,8E)).
- U The R/M field of the ModR/M byte selects a 128-bit XMM register.
- V The reg field of the ModR/M byte selects a 128-bit XMM register.
- W A ModR/M byte follows the opcode and specifies the operand. The operand is either a 128-bit XMM register or a memory address. If it is a memory address, the address is computed from a segment register and any of the following values: a base register, an index register, a scaling factor, and a displacement.
- X Memory addressed by the DS:rSI register pair (for example, MOVS, CMPS, OUTS, or LODS).
- Y Memory addressed by the ES:rDI register pair (for example, MOVS, CMPS, INS, STOS, or SCAS).

## A.2.2 Codes for Operand Type

The following abbreviations are used to document operand types:

- a Two one-word operands in memory or two double-word operands in memory, depending on operand-size attribute (used only by the BOUND instruction).
- b Byte, regardless of operand-size attribute.
- c Byte or word, depending on operand-size attribute.
- d Doubleword, regardless of operand-size attribute.
- dq Double-quadword, regardless of operand-size attribute.
- p 32-bit or 48-bit pointer, depending on operand-size attribute.
- pi Quadword MMX technology register (for example: mm0).
- ps 128-bit packed single-precision floating-point data.
- q Quadword, regardless of operand-size attribute.
- s 6-byte or 10-byte pseudo-descriptor.
- ss Scalar element of a 128-bit packed single-precision floating data.
- si Doubleword integer register (for example: eax).
- v Word, doubleword or quadword (in 64-bit mode), depending on operand-size attribute.
- w Word, regardless of operand-size attribute.
- z Word for 16-bit operand-size or doubleword for 32 or 64-bit operand-size.

## A.2.3 Register Codes

When an opcode requires a specific register as an operand, the register is identified by name (for example, AX, CL, or ESI). The name indicates whether the register is 64, 32, 16, or 8 bits wide.

A register identifier of the form eXX or rXX is used when register width depends on the operand-size attribute. eXX is used when 16 or 32-bit sizes are possible; rXX is used when 16, 32, or 64-bit sizes are possible. For example: eAX indicates that the AX register is used when the operand-size attribute is 16 and the EAX register is used when the operand-size attribute is 32. rAX can indicate AX, EAX or RAX.

When the REX.B bit is used to modify the register specified in the reg field of the opcode, this fact is indicated by adding "/x" to the register name to indicate the additional possibility. For example, rCX/r9 is used to indicate that the register could either be rCX or r9. Note that the size of r9 in this case is determined by the operand size attribute (just as for rCX).

## A.2.4 Opcode Look-up Examples for One, Two, and Three-Byte Opcodes

This section provides examples that demonstrate how opcode maps are used.

## A.2.4.1 One-Byte Opcode Instructions

The opcode map for 1-byte opcodes is shown in Table A-2. The opcode map for 1-byte opcodes is arranged by row (the least-significant 4 bits of the hexadecimal value) and column (the most-significant 4 bits of the hexadecimal value). Each entry in the table lists one of the following types of opcodes:

- Instruction mnemonics and operand types using the notations listed in Section A.2
- Opcodes used as an instruction prefix

For each entry in the opcode map that corresponds to an instruction, the rules for interpreting the byte following the primary opcode fall into one of the following cases:

- A ModR/M byte is required and is interpreted according to the abbreviations listed in Section A.1 and Chapter 2, "Instruction Format," of the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A.* Operand types are listed according to notations listed in Section A.2.
- A ModR/M byte is required and includes an opcode extension in the reg field in the ModR/M byte. Use Table A-6 when interpreting the ModR/M byte.
- Use of the ModR/M byte is reserved or undefined. This applies to entries that represent an instruction prefix or entries for instructions without operands that use ModR/M (for example: 60H, PUSHA; 06H, PUSH ES).

#### Example A-1. Look-up Example for 1-Byte Opcodes

Opcode 030500000000H for an ADD instruction is interpreted using the 1-byte opcode map (Table A-2) as follows:

- The first digit (0) of the opcode indicates the table row and the second digit (3) indicates the table column. This locates an opcode for ADD with two operands.
- The first operand (type Gv) indicates a general register that is a word or doubleword depending on the operand-size attribute. The second operand (type Ev) indicates a ModR/M byte follows that specifies whether the operand is a word or doubleword general-purpose register or a memory address.
- The ModR/M byte for this instruction is 05H, indicating that a 32-bit displacement follows (0000000H). The reg/opcode portion of the ModR/M byte (bits 3-5) is 000, indicating the EAX register.

The instruction for this opcode is ADD EAX, mem\_op, and the offset of mem\_op is 00000000H.

Some 1- and 2-byte opcodes point to group numbers (shaded entries in the opcode map table). Group numbers indicate that the instruction uses the reg/opcode bits in the ModR/M byte as an opcode extension (refer to Section A.4).

## A.2.4.2 Two-Byte Opcode Instructions

The two-byte opcode map shown in Table A-3 includes primary opcodes that are either two bytes or three bytes in length. Primary opcodes that are 2 bytes in length begin with an escape opcode OFH. The upper and lower four bits of the second opcode byte are used to index a particular row and column in Table A-3.

Two-byte opcodes that are 3 bytes in length begin with a mandatory prefix (66H, F2H, or F3H) and the escape opcode (OFH). The upper and lower four bits of the third byte are used to index a particular row and column in Table A-3 (except when the second opcode byte is the 3-byte escape opcodes 38H or 3AH; in this situation refer to Section A.2.4.3).

For each entry in the opcode map, the rules for interpreting the byte following the primary opcode fall into one of the following cases:

- A ModR/M byte is required and is interpreted according to the abbreviations listed in Section A.1 and Chapter 2, "Instruction Format," of the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A.* The operand types are listed according to notations listed in Section A.2.
- A ModR/M byte is required and includes an opcode extension in the reg field in the ModR/M byte. Use Table A-6 when interpreting the ModR/M byte.
- Use of the ModR/M byte is reserved or undefined. This applies to entries that represent an instruction without operands that are encoded using ModR/M (for example: 0F77H, EMMS).

#### Example A-2. Look-up Example for 2-Byte Opcodes

Look-up opcode 0FA405000000003H for a SHLD instruction using Table A-3.

- The opcode is located in row A, column 4. The location indicates a SHLD instruction with operands Ev, Gv, and Ib. Interpret the operands as follows:
  - Ev: The ModR/M byte follows the opcode to specify a word or doubleword operand.
  - Gv: The reg field of the ModR/M byte selects a general-purpose register.
  - Ib: Immediate data is encoded in the subsequent byte of the instruction.
- The third byte is the ModR/M byte (05H). The mod and opcode/reg fields of ModR/M indicate that a 32-bit displacement is used to locate the first operand in memory and eAX as the second operand.
- The next part of the opcode is the 32-bit displacement for the destination memory operand (0000000H). The last byte stores immediate byte that provides the count of the shift (03H).
- By this breakdown, it has been shown that this opcode represents the instruction: SHLD DS:0000000H, EAX, 3.

## A.2.4.3 Three-Byte Opcode Instructions

The three-byte opcode maps shown in Table A-4 and Table A-5 includes primary opcodes that are either 3 or 4 bytes in length. Primary opcodes that are 3 bytes in length begin with two escape bytes 0F38H or 0F3A. The upper and lower four bits of the third opcode byte are used to index a particular row and column in Table A-4 or Table A-5.

Three-byte opcodes that are 4 bytes in length begin with a mandatory prefix (66H, F2H, or F3H) and two escape bytes (0F38H or 0F3AH). The upper and lower four bits of the fourth byte are used to index a particular row and column in Table A-4 or Table A-5.

For each entry in the opcode map, the rules for interpreting the byte following the primary opcode fall into the following case:

• A ModR/M byte is required and is interpreted according to the abbreviations listed in Section A.1 and Chapter 2, "Instruction Format," of the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A.* The operand types are listed according to notations listed in Section A.2.

#### Example A-3. Look-up Example for 3-Byte Opcodes

Look-up opcode 660F3A0FC108H for a PALIGNR instruction using Table A-5.

- 66H is a prefix and OF3AH indicate to use Table A-5. The opcode is located in row O, column F indicating a PALIGNR instruction with operands Vdq, Wdq, and Ib. Interpret the operands as follows:
  - Vdq: The reg field of the ModR/M byte selects a 128-bit XMM register.

- Wdq: The R/M field of the ModR/M byte selects either a 128-bit XMM register or memory location.
- Ib: Immediate data is encoded in the subsequent byte of the instruction.
- The next byte is the ModR/M byte (C1H). The reg field indicates that the first operand is XMM0. The mod shows that the R/M field specifies a register and the R/M indicates that the second operand is XMM1.
- The last byte is the immediate byte (08H).
- By this breakdown, it has been shown that this opcode represents the instruction: PALIGNR XMM0, XMM1, 8.

## A.2.5 Superscripts Utilized in Opcode Tables

Table A-1 contains notes on particular encodings. These notes are indicated in the following opcode maps by superscripts.

Superscript Symbol	Meaning of Symbol
1A	Bits 5, 4, and 3 of ModR/M byte used as an opcode extension (refer to Section A.4, "Opcode Extensions For One-Byte And Two-byte Opcodes").
1B	Use the OFOB opcode (UD2 instruction) or the OFB9H opcode when deliberately trying to generate an invalid opcode exception (#UD).
1C	Some instructions added in the Pentium III processor may use the same two- byte opcode. If the instruction has variations, or the opcode represents different instructions, the ModR/M byte will be used to differentiate the instruction. For the value of the ModR/M byte needed to decode the instruction, see Table A-6. These instructions include SFENCE, STMXCSR, LDMXCSR, FXRSTOR, and FXSAVE, as well as PREFETCH and its variations.
i64	The instruction is invalid or not encodable in 64-bit mode. 40 through 4F (single- byte INC and DEC) are REX prefix combinations when in 64-bit mode (use FE/FF Grp 4 and 5 for INC and DEC).
o64	Instruction is only available when in 64-bit mode.
d64	When in 64-bit mode, instruction defaults to 64-bit operand size and cannot encode 32-bit operand size.
f64	The operand size is forced to a 64-bit operand size when in 64-bit mode (prefixes that change operand size are ignored for this instruction in 64-bit mode).

## Table A-1. Superscripts Utilized in Opcode Tables

# A.3 ONE, TWO, AND THREE-BYTE OPCODE MAPS

See Table A-2 through Table A-5 below. The tables are multiple page presentations. Rows and columns with sequential relationships are placed on facing pages to make look-up tasks easier. Note that table footnotes are not presented on each page. Table footnotes for each table are presented on the last page of the table. Gray cells indicate instruction groupings.

	0	1	2	3	4	5	6	7
0			AD	D			PUSH ES <sup>i64</sup>	POP ES <sup>i64</sup>
	Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, Ib	rAX, Iz	ESIO	ESIO
1			AD	С	•		PUSH	POP
	Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, Ib	rAX, Iz	SS <sup>i64</sup>	SS <sup>i64</sup>
2			AN	D			SEG=ES	DAA <sup>i64</sup>
	Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, Ib	rAX, Iz	(Prefix)	
3			XO	R			SEG=SS (Prefix)	AAA <sup>i64</sup>
	Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, Ib	rAX, Iz	(FIEIIX)	
4			INC	<sup>64</sup> general regis		refixes		
	eAX REX	eCX REX.B	eDX REX.X	eBX REX.XB	eSP REX.R	eBP REX.RB	eSI REX.RX	eDI REX.RXB
5				PUSH <sup>d64</sup> ge	eneral register			
	rAX/r8	rCX/r9	rDX/r10	rBX/r11	rSP/r12	rBP/r13	rSI/r14	rDI/r15
6	PUSHA <sup>i64</sup> / PUSHAD <sup>i64</sup>	popa <sup>i64</sup> / Popad <sup>i64</sup>	BOUND <sup>i64</sup> Gv, Ma	ARPL <sup>i64</sup> Ew, Gw MOVSXD <sup>064</sup> Gv, Ev	SEG=FS (Prefix)	SEG=GS (Prefix)	Operand Size (Prefix)	Address Size (Prefix)
7			Jcc <sup>f64</sup> , Jl	b - Short-displa	cement jump or	n condition		•
	0	NO	B/NAE/C	NB/AE/NC	Z/E	NZ/NE	BE/NA	NBE/A
8		Immediat	e Grp 1 <sup>1A</sup>		TE	ST	Х	CHG
	Eb, Ib	Ev, Iz	Eb, Ib <sup>i64</sup>	Ev, Ib	Eb, Gb	Ev, Gv	Eb, Gb	Ev, Gv
9	NOP PAUSE(F3)		XCH	G word, double	e-word or quad-word register with rAX			
	XCHG r8, rAX	rCX/r9	rDX/r10	rBX/r11	rSP/r12	rBP/r13	rSI/r14	rDI/r15
Α		M	VC	_	MOVS/B	MOVS/W/D/Q	CMPS/B Xb, Yb	CMPS/W/D
	AL, Ob	rAX, Ov	Ob, AL	Ov, rAX	Xb, Yb	Xv, Yv	AD, TD	Xv, Yv
В				V immediate b				
	AL/R8L, Ib	CL/R9L, Ib	DL/R10L, Ib	BL/R11L, Ib	AH/R12L, Ib	CH/R13L, lb	DH/R14L, Ib	BH/R15L, lb
С	Shift G	•	RETN <sup>f64</sup> lw	RETN <sup>f64</sup>	LES <sup>i64</sup> Gz, Mp	LDS <sup>i64</sup> Gz, Mp		<sup>1A</sup> - MOV
	Eb, Ib	Ev, Ib			•	· •	Eb, Ib	Ev, Iz
D	Eb, 1	Shift G Ev, 1	Grp 2 <sup>1A</sup> Eb, CL	Ev, CL	AAM <sup>i64</sup> Ib	AAD <sup>i64</sup> Ib		XLAT/ XLATB
E	LOOPNE <sup>f64</sup> /	LOOPE <sup>f64</sup> /	LOOP <sup>f64</sup>	JrCXZ <sup>f64</sup> /		N	(	DUT
	LOOPNZ <sup>f64</sup> Jb	LOOPZ <sup>f64</sup> Jb	Jb	Jb	AL, Ib	eAX, Ib	lb, AL	lb, eAX
F	LOCK		REPNE	REP/	HLT	CMC	Unary	/ Grp 3 <sup>1A</sup>
	(Prefix)		(Prefix)	REPE (Prefix)			Eb	Ev

## Table A-2. One-byte Opcode Map: (00H - F7H) \*

	8	9	А	В	С	D	E	F
0			C	R			PUSH	2-byte
	Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, Ib	rAX, Iz	CS <sup>i64</sup>	escape (Table A-3)
1			SI	3B			PUSH DS <sup>i64</sup>	POP DS <sup>i64</sup>
	Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, Ib	rAX, Iz	D2.4	-
2			SI	JB			SEG=CS	DAS <sup>i64</sup>
	Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, Ib	rAX, Iz	(Prefix)	
3			CI	ИР			SEG=DS	AAS <sup>i64</sup>
	Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, Ib	rAX, Iz	(Prefix)	
4			DEC	<sup>54</sup> general regis	ter / REX <sup>064</sup> Pr	efixes		
	eAX REX.W	eCX REX.WB	eDX REX.WX	eBX REX.WXB	eSP REX.WR	eBP REX.WRB	eSI REX.WRX	eDI REX.WRXB
5				POP <sup>d64</sup> into g	eneral register			
	rAX/r8	rCX/r9	rDX/r10	rBX/r11	rSP/r12	rBP/r13	rSI/r14	rDI/r15
6	PUSH <sup>d64</sup> Iz	IMUL Gv, Ev, Iz	PUSH <sup>d64</sup> Ib	IMUL Gv, Ev, Ib	INS/ INSB Yb, DX	INS/ INSW/ INSD Yz, DX	OUTS/ OUTSB DX, Xb	OUTS/ OUTSW/ OUTSD DX, Xz
7			Jcc <sup>f64</sup> , Jl	- Short displac	ement jump on	condition		
	S	NS	P/PE	NP/PO	L/NGE	NL/GE	LE/NG	NLE/G
8		M	V		MOV	LEA	MOV	Grp 1A <sup>1A</sup> POP <sup>d64</sup> Ev
	Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	Ev, Sw	Gv, M	Sw, Ew	POP <sup>u64</sup> Ev
9	CBW/ CWDE/ CDQE	CWD/ CDQ/ CQO	CALLF <sup>i64</sup> Ap	FWAIT/ WAIT	PUSHF/D/Q d64/ Fv	POPF/D/Q <sup>d64</sup> / Fv	SAHF	LAHF
А	TE	ST	STOS/B	STOS/W/D/Q	LODS/B	LODS/W/D/Q	SCAS/B	SCAS/W/D/Q
	AL, Ib	rAX, Iz	Yb, AL	Yv, rAX	AL, Xb	rAX, Xv	AL, Yb	rAX, Xv
В		MC	OV immediate v	ord or double in	nto word, doubl	e, or quad regis	ter	•
	rAX/r8, Iv	rCX/r9, Iv	rDX/r10, Iv	rBX/r11, lv	rSP/r12, Iv	rBP/r13, Iv	rSI/r14, Iv	rDI/r15 , Iv
С	ENTER	LEAVE <sup>d64</sup>	RETF	RETF	INT 3	INT	INTO <sup>i64</sup>	IRET/D/Q
	lw, Ib		lw			lb		
D			ESC (I	Escape to copro	cessor instruct	ion set)		· 
Е	CALL <sup>f64</sup>		JMP		IN		OUT	
E		near <sup>f64</sup>	JMP far <sup>i64</sup>	short <sup>f64</sup>		1	-	1
	Jz	Jz	AP	Jb	AL, DX	eAX, DX	DX, AL	DX, eAX
F	CLC	STC	CLI	STI	CLD	STD	INC/DEC	INC/DEC
NOTES							Grp 4 <sup>1A</sup>	Grp 5 <sup>1A</sup>

## Table A-2. One-byte Opcode Map: (08H - FFH) \*

NOTES:

\* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

	0	1	2	3	4	5	6	7
0	Grp 6 <sup>1A</sup>	Grp 7 <sup>1A</sup>	LAR Gv, Ew	LSL Gv, Ew		SYSCALL <sup>064</sup>	CLTS	SYSRET <sup>064</sup>
1	movups Vps, Wps movss (F3) Vss, Wss movupd (66) Vpd, Wpd movsd (F2) Vsd, Wsd	movups Wps, Vps movss (F3) Wss, Vss movupd (66) Wpd, Vpd movsd (F2) Vsd, Wsd	movlps Vq, Mq movlpd (66) Vq, Mq movhlps Vq, Uq movddup(F2) Vq, Wq movsldup(F3) Vq, Wq	movips Mq, Vq movipd (66) Mq, Vq	unpcklps Vps, Wq unpcklpd (66) Vpd, Wq	unpckhps Vps, Wq unpckhpd (66) Vpd, Wq	movhps Vq, Mq movhpd (66) Vq, Mq movihps Vq, Uq movshdup(F3) Vq, Wq	movhps Mq, Vq movhpd(66) Mq, Vq
2	MOV Rd, Cd	MOV Rd, Dd	MOV Cd, Rd	MOV Dd, Rd				
3	WRMSR	RDTSC	RDMSR	RDPMC	SYSENTER	SYSEXIT		
4			CN	//OVcc, (Gv, Ev)	- Conditional Mo	ve		
	0	NO	B/C/NAE	AE/NB/NC	E/Z	NE/NZ	BE/NA	A/NBE
5	movmskps Gd, Ups movmskpd (66) Gd, Upd	sqrtps Vps, Wps sqrtss (F3) Vss, Wss sqrtpd (66) Vpd, Wpd sqrtsd (F2) Vsd, Wsd	rsqrtps Vps, Wps rsqrtss (F3) Vss, Wss	rcpps Vps, Wps rcpss (F3) Vss, Wss	andps Vps, Wps andpd (66) Vpd, Wpd	andnps Vps, Wps andnpd (66) Vpd, Wpd	orps Vps, Wps orpd (66) Vpd, Wpd	xorps Vps, Wps xorpd (66) Vpd, Wpd
6	punpcklbw Pq, Qd punpcklbw (66) Vdq, Wdq	punpcklwd Pq, Qd punpcklwd (66) Vdq, Wdq	punpckldq Pq, Qd punpckldq (66) Vdq, Wdq	packsswb Pq, Qq packsswb (66) Vdq, Wdq	pcmpgtb Pq, Qq pcmpgtb (66) Vdq, Wdq	pcmpgtw Pq, Qq pcmpgtw (66) Vdq, Wdq	pcmpgtd Pq, Qq pcmpgtd (66) Vdq, Wdq	packuswb Pq, Qq packuswb (66) Vdq, Wdq
7	pshufw Pq, Qq, lb pshufd (66) Vdq,Wdq,lb pshufhw(F3) Vdq,Wdq,lb pshuflw (F2) Vdq Wdq,lb	(Grp 12 <sup>1A</sup> )	(Grp 13 <sup>1A</sup> )	(Grp 14 <sup>1A</sup> )	pcmpeqb Pq, Qq pcmpeqb (66) Vdq, Wdq	pcmpeqw Pq, Qq pcmpeqw (66) Vdq, Wdq	pcmpeqd Pq, Qq pcmpeqd (66) Vdq, Wdq	emms

## Table A-3. Two-byte Opcode Map: 00H — 77H (First Byte is 0FH) \*

	8	9	А	В	С	D	Е	F
0	INVD	WBINVD		2-byte Illegal Opcodes UD2 <sup>1B</sup>		NOP Ev		
1	Prefetch <sup>1C</sup> (Grp 16 <sup>1A</sup> )							NOP Ev
2	movaps Vps, Wps movapd (66) Vpd, Wpd	movaps Wps, Vps movapd (66) Wpd, Vpd	cvtpi2ps Vps, Qq cvtsi2ss (F3) Vss, Ed/q cvtpi2pd (66) Vpd, Qq cvtsi2sd (F2) Vsd, Ed/q	movntps Mps, Vps movntpd (66) Mpd, Vpd	cvttps2pi Qq, Wps cvttss2si (F3) Gd, Wss cvttpd2pi (66) Qdq, Wpd cvttsd2si (F2) Gd, Wsd	cvtps2pi Qq, Wps cvtss2si (F3) Gd/q, Wss cvtpd2pi (66) Qdq, Wpd cvtsd2si (F2) Gd/q, Wsd	ucomiss Vss, Wss ucomisd (66) Vsd, Wsd	comiss Vps, Wps comisd (66) Vsd, Wsd
3	3-byte escape (Table A-4)		3-byte escape (Table A-5)					
4			CI	MOVcc(Gv, Ev) -	- Conditional Mo	ve		
	S	NS	P/PE	NP/PO	L/NGE	NL/GE	LE/NG	NLE/G
5	addps Vps, Wps addss (F3) Vss, Wss addpd (66) Vpd, Wpd addsd (F2) Vsd, Wsd	mulps Vps, Wps mulss (F3) Vss, Wss mulpd (66) Vpd, Wpd mulsd (F2) Vsd, Wsd	cvtps2pd Vpd, Wps cvtss2sd (F3) Vss, Wss cvtpd2ps (66) Vps, Wpd cvtsd2ss (F2) Vsd, Wsd	cvtdq2ps Vps, Wdq cvtps2dq (66) Vdq, Wps cvttps2dq (F3) Vdq, Wps	subps Vps, Wps subss (F3) Vss, Wss subpd (66) Vpd, Wpd subsd (F2) Vsd, Wsd	minps Vps, Wps minss (F3) Vss, Wss minpd (66) Vpd, Wpd minsd (F2) Vsd, Wsd	divps Vps, Wps divss (F3) Vss, Wss divpd (66) Vpd, Wpd divsd (F2) Vsd, Wsd	maxps Vps, Wps maxss (F3) Vss, Wss maxpd (66) Vpd, Wpd maxsd (F2) Vsd, Wsd
6	punpckhbw Pq, Qd punpckhbw (66) Pdq, Qdq	punpckhwd Pq, Qd punpckhwd (66) Pdq, Qdq	punpckhdq Pq, Qd punpckhdq (66) Pdq, Qdq	packssdw Pq, Qd packssdw (66) Pdq, Qdq	punpcklqdq (66) Vdq, Wdq	punpckhqdq (66) Vdq, Wdq	movd/q/ Pd, Ed/q movd/q (66) Vdq, Ed/q	movq Pq, Qq movdqa (66) Vdq, Wdq movdqu (F3) Vdq, Wdq
7	VMREAD Ed/q, Gd/q	VMWRITE Gd/q, Ed/q			haddps(F2) Vps, Wps haddpd(66) Vpd, Wpd	hsubps(F2) Vps, Wps hsubpd(66) Vpd, Wpd	movd/q Ed/q, Pd movd/q (66) Ed/q, Vdq movq (F3) Vq, Wq	movq Qq, Pq movdqa (66) Wdq, Vdq movdqu (F3) Wdq, Vdq

## Table A-3. Two-byte Opcode Map: 08H — 7FH (First Byte is 0FH) \*

	0	1	2	3	4	5	6	7
8			Jcc <sup>f64</sup> , J	z - Long-displace	ement jump on co	ondition		
	О	NO	B/CNAE	AE/NB/NC	E/Z	NE/NZ	BE/NA	A/NBE
9			S	ETcc, Eb - Byte	Set on condition			
	0	NO	B/C/NAE	AE/NB/NC	E/Z	NE/NZ	BE/NA	A/NBE
A	PUSH <sup>d64</sup> FS	POP <sup>d64</sup> FS	CPUID	BT Ev, Gv	SHLD Ev, Gv, Ib	SHLD Ev, Gv, CL		
В	CMPX	CHG	LSS	BTR	LFS	LGS	MO	VZX
	Eb, Gb	Ev, Gv	Gv, Mp	Ev, Gv	Gv, Mp	Gv, Mp	Gv, Eb	Gv, Ew
С	XADD Eb, Gb	XADD Ev, Gv	cmpps Vps, Wps, Ib cmpss (F3) Vss, Wss, Ib cmppd (66) Vpd, Wpd, Ib cmpsd (F2) Vsd, Wsd, Ib	movnti Md/q, Gd/q	pinsrw Pq, Ew, Ib pinsrw (66) Vdq, Ew, Ib	pextrw Gd, Nq, Ib pextrw (66) Gd, Udq, Ib	shufps Vps, Wps, Ib shufpd (66) Vpd, Wpd, Ib	Grp 9 <sup>1A</sup>
D	addsubps(F2) Vps, Wps addsubpd(66) Vpd, Wpd	psrlw Pq, Qq psrlw (66) Vdq, Wdq	psrld Pq, Qq psrld (66) Vdq, Wdq	psrlq Pq, Qq psrlq (66) Vdq, Wdq	paddq Pq, Qq paddq (66) Vdq, Wdq	pmullw Pq, Qq pmullw (66) Vdq, Wdq	movq (66) Wq, Vq movq2dq (F3) Vdq, Nq movdq2q (F2) Pq, Uq	pmovmskb Gd, Nq pmovmksb (66) Gd, Udq
E	pavgb Pq, Qq pavgb (66) Vdq, Wdq	psraw Pq, Qq psraw (66) Vdq, Wdq	psrad Pq, Qq psrad (66) Vdq, Wdq	pavgw Pq, Qq pavgw (66) Vdq, Wdq	pmulhuw Pq, Qq pmulhuw (66) Vdq, Wdq	pmulhw Pq, Qq pmulhw (66) Vdq, Wdq	cvtpd2dq (F2) Vdq, Wpd cvttpd2dq (66) Vdq, Wpd cvtdq2pd (F3) Vpd, Wdq	movntq Mq, Pq movntdq (66) Mdq, Vdq
F	lddqu (F2) Vdq, Mdq	psllw Pq, Qq psllw (66) Vdq, Wdq	pslld Pq, Qq pslld (66) Vdq, Wdq	psllq Pq, Qq psllq (66) Vdq, Wdq	pmuludq Pq, Qq pmuludq (66) Vdq, Wdq	pmaddwd Pq, Qq pmaddwd (66) Vdq, Wdq	psadbw Pq, Qq psadbw (66) Vdq, Wdq	maskmovq Pq, Nq maskmovdqu (66) Vdq, Udq

## Table A-3. Two-byte Opcode Map: 80H — F7H (First Byte is 0FH) \*

	8	9	А	В	С	D	E	F
8		•	Jcc <sup>f64</sup> , v	Jz - Long-displac	ement jump on	condition		
	S	NS	P/PE	NP/PO	L/NGE	NL/GE	LE/NG	NLE/G
9			:	SETcc, Eb - Byte	e Set on conditio	n		
	S	NS	P/PE	NP/PO	L/NGE	NL/GE	LE/NG	NLE/G
A	PUSH <sup>d64</sup> GS	POP <sup>d64</sup> GS	RSM	BTS Ev, Gv	SHRD Ev, Gv, Ib	SHRD Ev, Gv, CL	(Grp 15 <sup>1A</sup> ) <sup>1C</sup>	IMUL Gv, Ev
В	JMPE (reserved for emulator on IPF)	Grp 10 <sup>1A</sup> Invalid Opcode <sup>1B</sup>	Grp 8 <sup>1A</sup> Ev, Ib	BTC Ev, Gv	BSF Gv, Ev	BSR Gv, Ev	MO Gv, Eb	VSX Gv, Ew
С				BS	NAP			
	RAX/EAX/ R8/R8D	RCX/ECX/ R9/R9D	RDX/EDX/ R10/R10D	RBX/EBX/ R11/R11D	RSP/ESP/ R12/R12D	RBP/EBP/ R13/R13D	RSI/ESI/ R14/R14D	RDI/EDI/ R15/R15D
D	psubusb Pq, Qq psubusb (66) Vdq, Wdq	psubusw Pq, Qq psubusw (66) Vdq, Wdq	pminub Pq, Qq pminub (66) Vdq, Wdq	pand Pq, Qq pand (66) Vdq, Wdq	paddusb Pq, Qq paddusb (66) Vdq, Wdq	paddusw Pq, Qq paddusw (66) Vdq, Wdq	pmaxub Pq, Qq pmaxub (66) Vdq, Wdq	pandn Pq, Qq pandn (66) Vdq, Wdq
E	psubsb Pq, Qq psubsb (66) Vdq, Wdq	psubsw Pq, Qq psubsw (66) Vdq, Wdq	pminsw Pq, Qq pminsw (66) Vdq, Wdq	por Pq, Qq por (66) Vdq, Wdq	paddsb Pq, Qq paddsb (66) Vdq, Wdq	paddsw Pq, Qq paddsw (66) Vdq, Wdq	pmaxsw Pq, Qq pmaxsw (66) Vdq, Wdq	pxor Pq, Qq pxor (66) Vdq, Wdq
F	psubb Pq, Qq psubb (66) Vdq, Wdq	psubw Pq, Qq psubw (66) Vdq, Wdq	psubd Pq, Qq psubd (66) Vdq, Wdq	psubq Pq, Qq psubq (66) Vdq, Wdq	paddb Pq, Qq paddb (66) Vdq, Wdq	paddw Pq, Qq paddw (66) Vdq, Wdq	paddd Pq, Qq paddd (66) Vdq, Wdq	

## Table A-3. Two-byte Opcode Map: 88H — FFH (First Byte is 0FH) \*

NOTES:

\* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

	0	1	2	3	4	5	6	7
0	pshufb Pq, Qq pshufb (66) Vdq, Wdq	phaddw Pq, Qq phaddw (66) Vdq, Wdq	phaddd Pq, Qq phaddd (66) Vdq, Wdq	phaddsw Pq, Qq phaddsw (66) Vdq, Wdq	pmaddubsw Pq, Qq pmaddubsw (66) Vdq, Wdq	phsubw Pq, Qq phsubw (66) Vdq, Wdq	phsubd Pq, Qq phsubd (66) Vdq, Wdq	phsubsw Pq, Qq phsubsw (66) Vdq, Wdq
1								
2								
3								
4								
5								
6								
7								
8								
9								
А								
В								
С								
D								
Е								
F								

## Table A-4. Three-byte Opcode Map: 00H — F7H (First Two Bytes are 0F 38H) \*

	8	9	А	В	С	D	E	F
0	psignb Pq, Qq psignb (66) Vdq, Wdq	psignw Pq, Qq psignw (66) Vdq, Wdq	psignd Pq, Qq psignd (66) Vdq, Wdq	pmulhrsw Pq, Qq pmulhrsw (66) Vdq, Wdq				
1					pabsb Pq, Qq pabsb (66) Vdq, Wdq	pabsw Pq, Qq pabsw (66) Vdq, Wdq	pabsd Pq, Qq pabsd (66) Vdq, Wdq	
2								
3								
4								
5								
6								
7								
8								
9								
А								
В								
С								
D								
E								
F								

## Table A-4. Three-byte Opcode Map: 08H — FFH (First Two Bytes are 0F 38H) \*

**NOTES:** 

\* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

	0	1	2	3	4	5	6	7
0								
1								
2								
3								
4								
5								
6								
7								
8								
9								
А								
В								
С								
D								
Е								
F								

## Table A-5. Three-byte Opcode Map: 00H — F7H (First two bytes are 0F 3AH) \*

	8	9	А	В	С	D	E	F
0								palignr Pq, Qq, Ib palignr(66) Vdq, Wdq, Ib
1								
2								
3								
4								
5								
6								
7								
8								
9								
А								
В								
С								
D								
E								
F								

## Table A-5. Three-byte Opcode Map: 08H — FFH (First Two Bytes are 0F 3AH) \*

#### **NOTES:**

\* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

# A.4 OPCODE EXTENSIONS FOR ONE-BYTE AND TWO-BYTE OPCODES

Some 1-byte and 2-byte opcodes use bits 3-5 of the ModR/M byte (the nnn field in Figure A-1) as an extension of the opcode.

mod nnn	R/M
---------	-----

#### Figure A-1. ModR/M Byte nnn Field (Bits 5, 4, and 3)

Opcodes that have opcode extensions are indicated in Table A-6 and organized by group number. Group numbers (from 1 to 16, second column) provide a table entry point. The encoding for the r/m field for each instruction can be established using the third column of the table.

### A.4.1 Opcode Look-up Examples Using Opcode Extensions

An Example is provided below.

#### Example A-3. Interpreting an ADD Instruction

An ADD instruction with a 1-byte opcode of 80H is a Group 1 instruction:

- Table A-6 indicates that the opcode extension field encoded in the ModR/M byte for this instruction is 000B.
- The r/m field can be encoded to access a register (11B) or a memory address using a specified addressing mode (for example: mem = 00B, 01B, 10B).

#### Example A-2. Looking Up 0F01C3H

Look up opcode 0F01C3 for a VMRESUME instruction by using Table A-2, Table A-3 and Table A-6:

- OF tells us that this instruction is in the 2-byte opcode map.
- 01 (row 0, column 1 in Table A-3) reveals that this opcode is in Group 7 of Table A-6.
- C3 is the ModR/M byte. The first two bits of C3 are 11B. This tells us to look at the second of the Group 7 rows in Table A-6.
- The Op/Reg bits [5,4,3] are 000B. This tells us to look in the 000 column for Group 7.
- Finally, the R/M bits [2,1,0] are 011B. This identifies the opcode as the VMRESUME instruction.

## A.4.2 Opcode Extension Tables

See Table A-6 below.

Opcode	Group	Mod 7,6	En	coding of	Bits 5,4	,3 of the parent		Byte (	bits 2,1,0	) in
			000	001	010	011	100	101	110	111
80-83	1	mem, 11B	ADD	OR	ADC	SBB	AND	SUB	XOR	CMP
8F	1A	mem, 11B	POP							
C0, C1 reg, imm D0, D1 reg, 1 D2, D3 reg, CL	2	mem, 11B	ROL	ROR	RCL	RCR	SHL/SAL	SHR		SAR
F6, F7	3	mem, 11B	TEST Ib/Iz		NOT	NEG	MUL AL/rAX	IMUL AL/rAX	DIV AL/rAX	IDIV AL/rAX
FE	4	mem, 11B	INC Eb	DEC Eb						
FF	5	mem, 11B	INC Ev	DEC Ev	CALLN <sup>f64</sup> Ev	CALLF Ep	JMPN <sup>f64</sup> Ev	JMPF Ep	PUSH <sup>d64</sup> Ev	
0F 00	6	mem, 11B	SLDT Rv/Mw	STR Rv/Mw	LLDT Ew	LTR Ew	VERR Ew	VERW Ew		
0F 01	7	mem	SGDT Ms	SIDT Ms	LGDT Ms	LIDT Ms	SMSW Mw/Rv		LMSW Ew	INVLPG Mb
		11B	VMCALL (001) VMLAUNCH (010) VMRESUME (011) VMXOFF (100)	MONITOR (000) MWAIT (001)						SWAPGS <sup>064</sup> (000)
0F BA	8	mem, 11B					BT	BTS	BTR	BTC
OF C7	9	mem		CMPXCH8B Mq CMPXCHG16B Mdq					VMPTRLD Mq VMCLEAR (66) Mq VMXON (F3) Mq	VMPTRST Mq
		11B								
0F B9	10	mem		-			•		•	
		11B								
C6	11	mem, 11B	MOV Eb, Ib							
C7		mem	MOV							
		11B	Ev, Iz							

### Table A-6. Opcode Extensions for One- and Two-byte Opcodes by Group Number \*

Opcode	Group	Mod 7,6	En	coding of	Bits 5,4	,3 of the parent		Byte (	bits 2,1,(	) in
			000	001	010	011	100	101	110	111
0F 71	12	mem								
		11B			psrlw Nq, lb psrlw (66) Udq, lb		psraw Nq, Ib psraw (66) Udq, Ib		psllw Nq, Ib psllw (66) Udq, Ib	
0F 72	13	mem								
		11B			psrld Nq, lb psrld (66) Udq, lb		psrad Nq, Ib psrad (66) Udq, Ib		pslld Nq, Ib pslld (66) Udq, Ib	
0F 73	14	mem								
		11B			psrlq Nq, lb psrlq (66) Udq, lb	psrldq (66) Udq, lb			psllq Nq, Ib psllq (66) Udq, Ib	pslldq (66) Udq, Ib
0F AE	15	mem	fxsave	fxrstor	ldmxcsr	stmxcsr				clflush
		11B						lfence	mfence	sfence
0F 18	16	mem	prefetch NTA	prefetch T0	prefetch T1	prefetch T2				
		11B								

### Table A-6. Opcode Extensions for One- and Two-byte Opcodes by Group Number \*

#### NOTES:

# A.5 ESCAPE OPCODE INSTRUCTIONS

Opcode maps for coprocessor escape instruction opcodes (x87 floating-point instruction opcodes) are in Table A-7 through Table A-22. These maps are grouped by the first byte of the opcode, from D8-DF. Each of these opcodes has a ModR/M byte. If the ModR/M byte is within the range of 00H-BFH, bits 3-5 of the ModR/M byte are used as an opcode extension, similar to the technique used for 1-and 2-byte opcodes (see Section A.4). If the ModR/M byte is outside the range of 00H through BFH, the entire ModR/M byte is used as an opcode extension.

### A.5.1 Opcode Look-up Examples for Escape Instruction Opcodes

Examples are provided below.

#### Example A-5. Opcode with ModR/M Byte in the 00H through BFH Range

DD050400000H can be interpreted as follows:

- Since the ModR/M byte (05H) is within the 00H through BFH range, bits 3 through 5 (000) of this byte indicate the opcode for an FLD double-real instruction (see Table A-9).
- The double-real value to be loaded is at 00000004H (the 32-bit displacement that follows and belongs to this opcode).

#### Example A-3. Opcode with ModR/M Byte outside the 00H through BFH Range

D8C1H can be interpreted as follows:

- This example illustrates an opcode with a ModR/M byte outside the range of 00H through BFH. The instruction can be located in Section A.4.
- In Table A-8, the ModR/M byte C1H indicates row C, column 1 (the FADD instruction using ST(0), ST(1) as operands).

### A.5.2 Escape Opcode Instruction Tables

Tables are listed below.

### A.5.2.1 Escape Opcodes with D8 as First Byte

Table A-7 and A-8 contain maps for the escape instruction opcodes that begin with D8H. Table A-7 shows the map if the ModR/M byte is in the range of 00H-BFH. Here, the value of bits 3-5 (the nnn field in Figure A-1) selects the instruction.

	nnn Field of ModR/M Byte (refer to Figure A.4)									
000B 001B 010B 011B 100B 101B 110B 111B										
FADD single- real	FMUL single- real	FCOM single- real	FCOMP single- real	FSUB single- real	FSUBR single- real	FDIV single-real	FDIVR single- real			

#### Table A-7. D8 Opcode Map When ModR/M Byte is Within 00H to BFH \*

**NOTES:** 

All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-8 shows the map if the ModR/M byte is outside the range of 00H-BFH. Here, the first digit of the ModR/M byte selects the table row and the second digit selects the column.

#### Table A-8. D8 Opcode Map When ModR/M Byte is Outside 00H to BFH \*

	0	1	2	3	4	5	6	7		
С				FAI	DD					
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)		
D				FC	MC					
	ST(0),ST(0)	ST(0),ST(1)	ST(0),T(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)		
Е				FS	UB					
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)		
F		FDIV								
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)		

	8	9	А	В	С	D	E	F		
С				FM	UL					
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)		
D				FCC	MP					
	ST(0),ST(0)	ST(0),ST(1)	ST(0),T(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)		
Е				FSL	JBR					
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)		
F		FDIVR								
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)		

NOTES:

### A.5.2.2 Escape Opcodes with D9 as First Byte

Table A-9 and A-10 contain maps for escape instruction opcodes that begin with D9H. Table A-9 shows the map if the ModR/M byte is in the range of 00H-BFH. Here, the value of bits 3-5 (the nnn field in Figure A-1) selects the instruction.

#### Table A-9. D9 Opcode Map When ModR/M Byte is Within 00H to BFH \*

nnn Field of ModR/M Byte									
000B	001B	010B	011B	100B	101B	110B	111B		
FLD single-real		FST single-real	FSTP single-real	FLDENV 14/28 bytes	FLDCW 2 bytes	FSTENV 14/28 bytes	FSTCW 2 bytes		

NOTES:

\* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-10 shows the map if the ModR/M byte is outside the range of 00H-BFH. Here, the first digit of the ModR/M byte selects the table row and the second digit selects the column.

#### Table A-10. D9 Opcode Map When ModR/M Byte is Outside 00H to BFH \*

			-					
	0	1	2	3	4	5	6	7
С				FL	.D			
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)
D	FNOP							
Е	FCHS	FABS			FTST	FXAM		
F	F2XM1	FYL2X	FPTAN	FPATAN	FXTRACT	FPREM1	FDECSTP	FINCSTP

	8	9	A	В	С	D	E	F
С				FX	СН			
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)
D								
E	FLD1	FLDL2T	FLDL2E	FLDPI	FLDLG2	FLDLN2	FLDZ	
F	FPREM	FYL2XP1	FSQRT	FSINCOS	FRNDINT	FSCALE	FSIN	FCOS

NOTES:

### A.5.2.3 Escape Opcodes with DA as First Byte

Table A-11 and A-12 contain maps for escape instruction opcodes that begin with DAH. Table A-11 shows the map if the ModR/M byte is in the range of 00H-BFH. Here, the value of bits 3-5 (the nnn field in Figure A-1) selects the instruction.

Table A-11. DA Opcode Map When ModR/M Byte is Within 00H to BFH \*

	nnn Field of ModR/M Byte									
000B	001B	010B	011B	100B	101B	110B	111B			
FIADD dword-integer	FIMUL dword-integer	FICOM dword-integer	FICOMP dword-integer	FISUB dword-integer	FISUBR dword-integer	FIDIV dword-integer	FIDIVR dword-integer			

**NOTES:** 

<sup>6</sup> All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-11 shows the map if the ModR/M byte is outside the range of 00H-BFH. Here, the first digit of the ModR/M byte selects the table row and the second digit selects the column.

#### Table A-12. DA Opcode Map When ModR/M Byte is Outside 00H to BFH \*

	0	1	2	3	4	5	6	7				
С		FCMOVB										
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)				
D				FCMC	OVBE							
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)				
Е												
F												

	8	9	А	В	С	D	E	F			
С		FCMOVE									
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)			
D				FCM	OVU						
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)			
Е		FUCOMPP									
F											

**NOTES:** 

### A.5.2.4 Escape Opcodes with DB as First Byte

Table A-13 and A-14 contain maps for escape instruction opcodes that begin with DBH. Table A-13 shows the map if the ModR/M byte is in the range of 00H-BFH. Here, the value of bits 3-5 (the nnn field in Figure A-1) selects the instruction.

Table A-13. DB Opcode Map When ModR/M Byte is Within 00H to BFH \*

	nnn Field of ModR/M Byte										
000B	001B	010B	011B	100B	101B	110B	111B				
FILD dword-integer	FISTTP dword- integer	FIST dword-integer	FISTP dword-integer		FLD extended-real		FSTP extended-real				

**NOTES:** 

All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-14 shows the map if the ModR/M byte is outside the range of 00H-BFH. Here, the first digit of the ModR/M byte selects the table row and the second digit selects the column.

#### Table A-14. DB Opcode Map When ModR/M Byte is Outside 00H to BFH \*

	0	1	2	3	4	5	6	7			
С		FCMOVNB									
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)			
D		_	_	FCMC	VNBE		_				
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)			
Е			FCLEX	FINIT							
F		FCOMI									
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)			

	8	9	А	В	С	D	E	F		
С		FCMOVNE								
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)		
D				FCMC	DVNU					
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)		
Е		_	_	FUC	OMI	_	_			
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)		
F										

**NOTES:** 

### A.5.2.5 Escape Opcodes with DC as First Byte

Table A-15 and A-16 contain maps for escape instruction opcodes that begin with DCH. Table A-15 shows the map if the ModR/M byte is in the range of 00H-BFH. Here, the value of bits 3-5 (the nnn field in Figure A-1) selects the instruction.

Table A-15. DC Opcode Map When ModR/M Byte is Within 00H to BFH \*

nnn Field of ModR/M Byte (refer to Figure A-1)										
000B	001B	010B	011B	100B	101B	110B	111B			
FADD double- real	FMUL double- real	FCOM double-real	FCOMP double-real	FSUB double- real	FSUBR double-real	FDIV double- real	FDIVR double-real			

**NOTES:** 

\* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-16 shows the map if the ModR/M byte is outside the range of 00H-BFH. In this case the first digit of the ModR/M byte selects the table row and the second digit selects the column.

#### Table A-16. DC Opcode Map When ModR/M Byte is Outside 00H to BFH \*

	0	1	2	3	4	5	6	7		
С				FA	DD					
	ST(0),ST(0)	ST(1),ST(0)	ST(2),ST(0)	ST(3),ST(0)	ST(4),ST(0)	ST(5),ST(0)	ST(6),ST(0)	ST(7),ST(0)		
D										
Е				FSI	JBR					
	ST(0),ST(0)	ST(1),ST(0)	ST(2),ST(0)	ST(3),ST(0)	ST(4),ST(0)	ST(5),ST(0)	ST(6),ST(0)	ST(7),ST(0)		
F		FDIVR								
	ST(0),ST(0)	ST(1),ST(0)	ST(2),ST(0)	ST(3),ST(0)	ST(4),ST(0)	ST(5),ST(0)	ST(6),ST(0)	ST(7),ST(0)		

	8	9	А	В	С	D	E	F	
С				FM	UL				
	ST(0),ST(0)	ST(1),ST(0)	ST(2),ST(0)	ST(3),ST(0)	ST(4),ST(0)	ST(5),ST(0)	ST(6),ST(0)	ST(7),ST(0)	
D									
Е				FS	UB				
	ST(0),ST(0)	ST(1),ST(0)	ST(2),ST(0)	ST(3),ST(0)	ST(4),ST(0)	ST(5),ST(0)	ST(6),ST(0)	ST(7),ST(0)	
F		FDIV							
	ST(0),ST(0)	ST(1),ST(0)	ST(2),ST(0)	ST(3),ST(0)	ST(4),ST(0)	ST(5),ST(0)	ST(6),ST(0)	ST(7),ST(0)	

NOTES:

### A.5.2.6 Escape Opcodes with DD as First Byte

Table A-17 and A-18 contain maps for escape instruction opcodes that begin with DDH. Table A-17 shows the map if the ModR/M byte is in the range of 00H-BFH. Here, the value of bits 3-5 (the nnn field in Figure A-1) selects the instruction.

Table A-17. DD Opcode Map When ModR/M Byte is Within 00H to BFH \*

	nnn Field of ModR/M Byte										
000B	001B	010B	011B	100B	101B	110B	111B				
FLD double- real	FISTTP integer64	FST double- real	FSTP double- real	FRSTOR 98/108bytes		FSAVE 98/108bytes	FSTSW 2 bytes				

**NOTES:** 

All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-18 shows the map if the ModR/M byte is outside the range of 00H-BFH. The first digit of the ModR/M byte selects the table row and the second digit selects the column.

#### Table A-18. DD Opcode Map When ModR/M Byte is Outside 00H to BFH \*

	0	1	2	3	4	5	6	7				
С		FFREE										
	ST(0)	ST(1)	ST(2)	ST(3)	ST(4)	ST(5)	ST(6)	ST(7)				
D				F	ST							
	ST(0)	ST(1)	ST(2)	ST(3)	ST(4)	ST(5)	ST(6)	ST(7)				
Е				FUC	COM							
	ST(0),ST(0)	ST(1),ST(0)	ST(2),ST(0)	ST(3),ST(0)	ST(4),ST(0)	ST(5),ST(0)	ST(6),ST(0)	ST(7),ST(0)				
F												

	8	9	A	В	С	D	Е	F
С								
D				FS	TP			
	ST(0)	ST(1)	ST(2)	ST(3)	ST(4)	ST(5)	ST(6)	ST(7)
Е		_		FUC	OMP	_	_	
	ST(0)	ST(1)	ST(2)	ST(3)	ST(4)	ST(5)	ST(6)	ST(7)
F								

NOTES:

### A.5.2.7 Escape Opcodes with DE as First Byte

Table A-19 and A-20 contain opcode maps for escape instruction opcodes that begin with DEH. Table A-19 shows the opcode map if the ModR/M byte is in the range of 00H-BFH. In this case, the value of bits 3-5 (the nnn field in Figure A-1) selects the instruction.

Table A-19. DE Opcode Map When ModR/M Byte is Within 00H to BFH \*

	nnn Field of ModR/M Byte									
000B	001B	010B	011B	100B	101B	110B	111B			
FIADD word-integer	FIMUL word-integer	FICOM word-integer	FICOMP word- integer	FISUB word-integer	FISUBR word- integer	FIDIV word-integer	FIDIVR word-integer			

**NOTES:** 

\* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-20 shows the opcode map if the ModR/M byte is outside the range of 00H-BFH. The first digit of the ModR/M byte selects the table row and the second digit selects the column.

#### Table A-20. DE Opcode Map When ModR/M Byte is Outside 00H to BFH \*

-					-					
	0	1	2	3	4	5	6	7		
С		FADDP								
	ST(0),ST(0)	ST(1),ST(0)	ST(2),ST(0)	ST(3),ST(0)	ST(4),ST(0)	ST(5),ST(0)	ST(6),ST(0)	ST(7),ST(0)		
D										
Е				FSU	BRP					
	ST(0),ST(0)	ST(1),ST(0)	ST(2),ST(0)	ST(3),ST(0)	ST(4),ST(0)	ST(5),ST(0)	ST(6),ST(0)	ST(7),ST(0)		
F		FDIVRP								
	ST(0),ST(0)	ST(1),ST(0)	ST(2),ST(0)	ST(3),ST(0)	ST(4),ST(0)	ST(5),ST(0)	ST(6),ST(0)	ST(7),ST(0)		

	8	9	A	В	С	D	E	F		
С		FMULP								
	ST(0),ST(0)	ST(1),ST(0)	ST(2),ST(0)	ST(3),ST(0)	ST(4),ST(0)	ST(5),ST(0)	ST(6),ST(0)	ST(7),ST(0)		
D		FCOMPP								
Е				FSU	JBP					
	ST(0),ST(0)	ST(1),ST(0)	ST(2),ST(0)	ST(3),ST(0)	ST(4),ST(0)	ST(5),ST(0)	ST(6),ST(0)	ST(7),ST(0)		
F		FDIVP								
	ST(0),ST(0)	ST(1),ST(0)	ST(2),ST(0).	ST(3),ST(0)	ST(4),ST(0)	ST(5),ST(0)	ST(6),ST(0)	ST(7),ST(0)		

NOTES:

### A.5.2.8 Escape Opcodes with DF As First Byte

Table A-21 and A-22 contain the opcode maps for escape instruction opcodes that begin with DFH. Table A-21 shows the opcode map if the ModR/M byte is in the range of 00H-BFH. Here, the value of bits 3-5 (the nnn field in Figure A-1) selects the instruction.

#### Table A-21. DF Opcode Map When ModR/M Byte is Within 00H to BFH \*

nnn Field of ModR/M Byte							
000B 001B 010B 011B 100B 101B 110B 111B							111B
FILD word-integer	FISTTP word-integer	FIST word-integer	FISTP word-integer	FBLD packed- BCD	FILD qword-integer	FBSTP packed- BCD	FISTP qword-integer

**NOTES:** 

<sup>\*</sup> All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-22 shows the opcode map if the ModR/M byte is outside the range of 00H-BFH. The first digit of the ModR/M byte selects the table row and the second digit selects the column.

### Table A-22. DF Opcode Map When ModR/M Byte is Outside 00H to BFH \*

	0	1	2	3	4	5	6	7
С								
D								
E	FSTSW AX							
F	FCOMIP							
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)

	8	9	А	В	С	D	E	F
С								
D								
Е				FUC	OMIP			
	ST(0),ST(0)	ST(0),ST(1)	ST(0),ST(2)	ST(0),ST(3)	ST(0),ST(4)	ST(0),ST(5)	ST(0),ST(6)	ST(0),ST(7)
F								

NOTES:

# APPENDIX B INSTRUCTION FORMATS AND ENCODINGS

This appendix provides machine instruction formats and encodings of IA-32 instructions. The first section describes the IA-32 architecture's machine instruction format. The remaining sections show the formats and encoding of general-purpose, MMX, P6 family, SSE/SSE2/SSE3, x87 FPU instructions, and VMX instructions. Those instruction formats also apply to Intel 64 architecture. Instruction formats used in 64-bit mode are provided as supersets of the above.

# B.1 MACHINE INSTRUCTION FORMAT

All Intel Architecture instructions are encoded using subsets of the general machine instruction format shown in Figure B-1. Each instruction consists of:

- an opcode
- a register and/or address mode specifier consisting of the ModR/M byte and sometimes the scale-index-base (SIB) byte (if required)
- a displacement and an immediate data field (if required)




Figure B-1. General Machine Instruction Format

The following sections discuss this format.

### B.1.1 Legacy Prefixes

The legacy prefixes noted in Figure B-1 include 66H, 67H, F2H and F3H. They are optional, except when F2H, F3H and 66H are used in new instruction extensions. Legacy prefixes must be placed before REX prefixes.

Refer to Chapter 2, "Instruction Format," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A, for more information on legacy prefixes.

### B.1.2 REX Prefixes

REX prefixes are a set of 16 opcodes that span one row of the opcode map and occupy entries 40H to 4FH. These opcodes represent valid instructions (INC or DEC) in IA-32 operating modes and in compatibility mode. In 64-bit mode, the same opcodes represent the instruction prefix REX and are not treated as individual instructions.

Refer to Chapter 2, "Instruction Format," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A, for more information on REX prefixes.

### B.1.3 Opcode Fields

The primary opcode for an instruction is encoded in one to three bytes of the instruction. Within the primary opcode, smaller encoding fields may be defined. These fields vary according to the class of operation being performed.

Almost all instructions that refer to a register and/or memory operand have a register and/or address mode byte following the opcode. This byte, the ModR/M byte, consists of the mod field (3 bits), the reg field (3 bits; this field is sometimes an opcode extension), and the R/M field (2 bits). Certain encodings of the ModR/M byte indicate that a second address mode byte, the SIB byte, must be used.

If the addressing mode specifies a displacement, the displacement value is placed immediately following the ModR/M byte or SIB byte. Possible sizes are 8, 16, or 32 bits. If the instruction specifies an immediate value, the immediate value follows any displacement bytes. The immediate, if specified, is always the last field of the instruction.

Refer to Chapter 2, "Instruction Format," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A, for more information on opcodes.

### B.1.4 Special Fields

Table B-1 lists bit fields that appear in certain instructions, sometimes within the opcode bytes. All of these fields (except the d bit) occur in the general-purpose instruction formats in Table B-13.

Field Name	Description	Number of Bits
reg	General-register specifier (see Table B-4 or B-5)	3
W	Specifies if data is byte or full-sized, where full-sized is 16 or 32 bits (see Table B-6)	1
S	Specifies sign extension of an immediate field (see Table B-7)	1
sreg2	Segment register specifier for CS, SS, DS, ES (see Table B-8)	2
sreg3	Segment register specifier for CS, SS, DS, ES, FS, GS (see Table B-8)	3
eee	Specifies a special-purpose (control or debug) register (see Table B-9)	3
tttn	For conditional instructions, specifies a condition asserted or negated (see Table B-12)	4
d	Specifies direction of data operation (see Table B-11)	1

### Table B-1. Special Fields Within Instruction Encodings

### B.1.4.1 Reg Field (reg) for Non-64-Bit Modes

The reg field in the ModR/M byte specifies a general-purpose register operand. The group of registers specified is modified by the presence and state of the w bit in an encoding (refer to Section B.1.4.3). Table B-2 shows the encoding of the reg field when the w bit is not present in an encoding; Table B-3 shows the encoding of the reg field when the w bit is present.

reg Field	Register Selected during 16-Bit Data Operations	Register Selected during 32-Bit Data Operations
000	AX	EAX
001	CX	ECX
010	DX	EDX
011	BX	EBX
100	SP	ESP
101	BP	EBP
110	SI	ESI
111	DI	EDI

#### Table B-2. Encoding of reg Field When w Field is Not Present in Instruction

	Register Specified by reg Field During 16-Bit Data Operations					
	Function	of w Field			Function of	of w Field
reg	When w = 0	When w = 1		reg	When w = 0	When w = 1
000	AL	AX		000	AL	EAX
001	CL	CX		001	CL	ECX
010	DL	DX		010	DL	EDX
011	BL	BX		011	BL	EBX
100	AH	SP		100	AH	ESP
101	СН	BP		101	СН	EBP
110	DH	SI		110	DH	ESI
111	BH	DI		111	BH	EDI

#### Table B-3. Encoding of reg Field When w Field is Present in Instruction

### B.1.4.2 Reg Field (reg) for 64-Bit Mode

Just like in non-64-bit modes, the reg field in the ModR/M byte specifies a generalpurpose register operand. The group of registers specified is modified by the presence of and state of the w bit in an encoding (refer to Section B.1.4.3). Table B-4 shows the encoding of the reg field when the w bit is not present in an encoding; Table B-5 shows the encoding of the reg field when the w bit is present.

#### Table B-4. Encoding of reg Field When w Field is Not Present in Instruction

reg Field	Register Selected during 16-Bit Data Operations	Register Selected during 32-Bit Data Operations	Register Selected during 64-Bit Data Operations
000	AX	EAX	RAX
001	CX	ECX	RCX
010	DX	EDX	RDX
011	BX	EBX	RBX
100	SP	ESP	RSP
101	BP	EBP	RBP
110	SI	ESI	RSI
111	DI	EDI	RDI

Register Specified by reg Field During 16-Bit Data Operations			Register Specified by reg Field During 32-Bit Data Operations		
	Function	of w Field		Function o	of w Field
reg	When w = 0	When w = 1	reg	When w = 0	When w = 1
000	AL	AX	000	AL	EAX
001	CL	CX	001	CL	ECX
010	DL	DX	010	DL	EDX
011	BL	BX	011	BL	EBX
100	AH <sup>1</sup>	SP	100	AH*	ESP
101	CH <sup>1</sup>	BP	101	CH*	EBP
110	DH <sup>1</sup>	SI	110	DH*	ESI
111	BH <sup>1</sup>	DI	111	BH*	EDI

#### Table B-5. Encoding of reg Field When w Field is Present in Instruction

**NOTES:** 

1. AH, CH, DH, BH can not be encoded when REX prefix is used. Such an expression defaults to the low byte.

### B.1.4.3 Encoding of Operand Size (w) Bit

The current operand-size attribute determines whether the processor is performing 16-bit, 32-bit or 64-bit operations. Within the constraints of the current operand-size attribute, the operand-size bit (w) can be used to indicate operations on 8-bit operands or the full operand size specified with the operand-size attribute. Table B-6 shows the encoding of the w bit depending on the current operand-size attribute.

w Bit	Operand Size When Operand-Size Attribute is 16 Bits	Operand Size When Operand-Size Attribute is 32 Bits
0	8 Bits	8 Bits
1	16 Bits	32 Bits

### Table B-6. Encoding of Operand Size (w) Bit

### B.1.4.4 Sign-Extend (s) Bit

The sign-extend (s) bit occurs in instructions with immediate data fields that are being extended from 8 bits to 16 or 32 bits. See Table B-7.

#### Table B-7. Encoding of Sign-Extend (s) Bit

s	Effect on 8-Bit Immediate Data	Effect on 16- or 32-Bit Immediate Data
0	None	None
1	Sign-extend to fill 16-bit or 32-bit destination	None

### B.1.4.5 Segment Register (sreg) Field

When an instruction operates on a segment register, the reg field in the ModR/M byte is called the sreg field and is used to specify the segment register. Table B-8 shows the encoding of the sreg field. This field is sometimes a 2-bit field (sreg2) and other times a 3-bit field (sreg3).

#### Table B-8. Encoding of the Segment Register (sreg) Field

2-Bit sreg2 Field	Segment Register Selected		3-Bit sreg3 Field	Segment Register Selected
00	ES		000	ES
01	CS		001	CS
10	SS		010	SS
11	DS		011	DS
		•	100	FS
			101	GS
			110	Reserved <sup>1</sup>
			111	Reserved

#### NOTES:

1. Do not use reserved encodings.

### B.1.4.6 Special-Purpose Register (eee) Field

When control or debug registers are referenced in an instruction they are encoded in the eee field, located in bits 5 though 3 of the ModR/M byte (an alternate encoding of the sreg field). See Table B-9.

	······					
eee	Control Register	Debug Register				
000	CRO	DRO				
001	Reserved <sup>1</sup>	DR1				
010	CR2	DR2				
011	CR3	DR3				
100	CR4	Reserved				
101	Reserved	Reserved				
110	Reserved	DR6				
111	Reserved	DR7				

#### Table B-9. Encoding of Special-Purpose Register (eee) Field

**NOTES:** 

1. Do not use reserved encodings.

### B.1.4.7 Condition Test (tttn) Field

For conditional instructions (such as conditional jumps and set on condition), the condition test field (tttn) is encoded for the condition being tested. The ttt part of the field gives the condition to test and the n part indicates whether to use the condition (n = 0) or its negation (n = 1).

- For 1-byte primary opcodes, the tttn field is located in bits 3, 2, 1, and 0 of the opcode byte.
- For 2-byte primary opcodes, the tttn field is located in bits 3, 2, 1, and 0 of the second opcode byte.

Table B-10 shows the encoding of the tttn field.

tttn	Mnemonic	Condition
0000	0	Overflow
0001	NO	No overflow
0010	B, NAE	Below, Not above or equal
0011	NB, AE	Not below, Above or equal
0100	E, Z	Equal, Zero
0101	NE, NZ	Not equal, Not zero
0110	BE, NA	Below or equal, Not above
0111	NBE, A	Not below or equal, Above
1000	S	Sign
1001	NS	Not sign
1010	P, PE	Parity, Parity Even
1011	NP, PO	Not parity, Parity Odd
1100	L, NGE	Less than, Not greater than or equal to
1101	NL, GE	Not less than, Greater than or equal to
1110	LE, NG	Less than or equal to, Not greater than
1111	NLE, G	Not less than or equal to, Greater than

### Table B-10. Encoding of Conditional Test (tttn) Field

### B.1.4.8 Direction (d) Bit

In many two-operand instructions, a direction bit (d) indicates which operand is considered the source and which is the destination. See Table B-11.

- When used for integer instructions, the d bit is located at bit 1 of a 1-byte primary opcode. Note that this bit does not appear as the symbol "d" in Table B-13; the actual encoding of the bit as 1 or 0 is given.
- When used for floating-point instructions (in Table B-16), the d bit is shown as bit 2 of the first byte of the primary opcode.

d	Source	Destination
0	reg Field	ModR/M or SIB Byte
1	ModR/M or SIB Byte	reg Field

#### Table B-11. Encoding of Operation Direction (d) Bit

### B.1.5 Other Notes

Table B-12 contains notes on particular encodings. These notes are indicated in the tables shown in the following sections by superscripts.

#### Table B-12. Notes on Instruction Encoding

Symbol	Note	
A	A value of 11B in bits 7 and 6 of the ModR/M byte is reserved.	

# B.2 GENERAL-PURPOSE INSTRUCTION FORMATS AND ENCODINGS FOR NON-64-BIT MODES

Table B-13 shows machine instruction formats and encodings for general purpose instructions in non-64-bit modes.

Instruction and Format	Encoding
AAA – ASCII Adjust after Addition	0011 0111
AAD – ASCII Adjust AX before Division	1101 0101 : 0000 1010
AAM – ASCII Adjust AX after Multiply	1101 0100 : 0000 1010
AAS – ASCII Adjust AL after Subtraction	0011 1111
ADC – ADD with Carry	
register1 to register2	0001 000w : 11 reg1 reg2
register2 to register1	0001 001w:11 reg1 reg2
memory to register	0001 001w : mod reg r/m
register to memory	0001 000w : mod reg r/m
immediate to register	1000 00sw : 11 010 reg : immediate data
immediate to AL, AX, or EAX	0001 010w : immediate data
immediate to memory	1000 00sw : mod 010 r/m : immediate data
ADD - Add	
register1 to register2	0000 000w : 11 reg1 reg2
register2 to register1	0000 001w : 11 reg1 reg2
memory to register	0000 001w : mod reg r/m
register to memory	0000 000w : mod reg r/m
immediate to register	1000 00sw : 11 000 reg : immediate data

Encoding
0000 010w : immediate data
1000 00sw : mod 000 r/m : immediate data
0010 000w : 11 reg1 reg2
0010 001w : 11 reg1 reg2
0010 001w : mod reg r/m
0010 000w : mod reg r/m
1000 00sw : 11 100 reg : immediate data
0010 010w : immediate data
1000 00sw : mod 100 r/m : immediate data
0110 0011 : 11 reg1 reg2
0110 0011 : mod reg r/m
0110 0010 : mod <sup>A</sup> reg r/m
0000 1111 : 1011 1100 : 11 reg1 reg2
0000 1111 : 1011 1100 : mod reg r/m
0000 1111 : 1011 1101 : 11 reg1 reg2
0000 1111 : 1011 1101 : mod reg r/m
0000 1111 : 1100 1 reg
0000 1111 : 1011 1010 : 11 100 reg: imm8 data
0000 1111 : 1011 1010 : mod 100 r/m : imm8 data
0000 1111 : 1010 0011 : 11 reg2 reg1
0000 1111 : 1010 0011 : mod reg r/m
0000 1111 : 1011 1010 : 11 111 reg: imm8 data

Instruction and Format	Encoding
memory, immediate	0000 1111 : 1011 1010 : mod 111 r/m : imm8 data
register1, register2	0000 1111 : 1011 1011 : 11 reg2 reg1
тетогу, гед	0000 1111 : 1011 1011 : mod reg r/m
BTR – Bit Test and Reset	
register, immediate	0000 1111 : 1011 1010 : 11 110 reg: imm8 data
memory, immediate	0000 1111 : 1011 1010 : mod 110 r/m : imm8 data
register1, register2	0000 1111 : 1011 0011 : 11 reg2 reg1
memory, reg	0000 1111 : 1011 0011 : mod reg r/m
BTS – Bit Test and Set	
register, immediate	0000 1111 : 1011 1010 : 11 101 reg: imm8 data
memory, immediate	0000 1111 : 1011 1010 : mod 101 r/m : imm8 data
register1, register2	0000 1111 : 1010 1011 : 11 reg2 reg1
memory, reg	0000 1111 : 1010 1011 : mod reg r/m
CALL – Call Procedure (in same segment)	
direct	1110 1000 : full displacement
register indirect	1111 1111 : 11 010 reg
memory indirect	1111 1111 : mod 010 r/m
CALL – Call Procedure (in other segment)	
direct	1001 1010 : unsigned full offset, selector
indirect	1111 1111 : mod 011 r/m
CBW – Convert Byte to Word	1001 1000
CDQ – Convert Doubleword to Qword	1001 1001
CLC – Clear Carry Flag	1111 1000
CLD – Clear Direction Flag	1111 1100
CLI – Clear Interrupt Flag	1111 1010
CLTS – Clear Task-Switched Flag in CRO	0000 1111 : 0000 0110

1111 0101
0011 100w : 11 reg1 reg2
0011 101w : 11 reg1 reg2
0011 100w : mod reg r/m
0011 101w : mod reg r/m
1000 00sw : 11 111 reg : immediate data
0011 110w : immediate data
1000 00sw : mod 111 r/m : immediate data
1010 011w
0000 1111 : 1011 000w : 11 reg2 reg1
0000 1111 : 1011 000w : mod reg r/m
0000 1111 : 1010 0010
1001 1001
1001 1000
0010 0111
0010 1111
1111 111w : 11 001 reg
0100 1 reg
1111 111w : mod 001 r/m
1111 011w : 11 110 reg
1111 011w : mod 110 r/m
1100 1000 : 16-bit displacement : 8-bit level (L)
1111 0100

Instruction and Format	Encoding
AL, AX, or EAX by register	1111 011w:11 111 reg
AL, AX, or EAX by memory	1111 011w : mod 111 r/m
IMUL – Signed Multiply	
AL, AX, or EAX with register	1111 011w : 11 101 reg
AL, AX, or EAX with memory	1111 011w:mod 101 reg
register1 with register2	0000 1111 : 1010 1111 : 11 : reg1 reg2
register with memory	0000 1111 : 1010 1111 : mod reg r/m
register1 with immediate to register2	0110 10s1 : 11 reg1 reg2 : immediate data
memory with immediate to register	0110 10s1 : mod reg r/m : immediate data
IN – Input From Port	
fixed port	1110 010w : port number
variable port	1110 110w
INC – Increment by 1	
reg	1111 111w : 11 000 reg
reg (alternate encoding)	0100 0 reg
memory	1111 111w : mod 000 r/m
INS – Input from DX Port	0110 110w
INT n – Interrupt Type n	1100 1101 : type
INT – Single-Step Interrupt 3	1100 1100
INTO – Interrupt 4 on Overflow	1100 1110
INVD – Invalidate Cache	0000 1111 : 0000 1000
INVLPG – Invalidate TLB Entry	0000 1111 : 0000 0001 : mod 111 r/m
IRET/IRETD – Interrupt Return	1100 1111
J <i>cc</i> – Jump if Condition is Met	
8-bit displacement	0111 tttn : 8-bit displacement
full displacement	0000 1111 : 1000 tttn : full displacement
JCXZ/JECXZ – Jump on CX/ECX Zero Address-size prefix differentiates JCXZ and JECXZ	1110 0011 : 8-bit displacement
JMP - Unconditional Jump (to same segment)	

Instruction and Format	Encoding
short	1110 1011 : 8-bit displacement
direct	1110 1001 : full displacement
register indirect	1111 1111 : 11 100 reg
memory indirect	1111 1111 : mod 100 r/m
JMP – Unconditional Jump (to other segment)	
direct intersegment	1110 1010 : unsigned full offset, selector
indirect intersegment	1111 1111 : mod 101 r/m
LAHF – Load Flags into AHRegister	1001 1111
LAR – Load Access Rights Byte	
from register	0000 1111 : 0000 0010 : 11 reg1 reg2
from memory	0000 1111 : 0000 0010 : mod reg r/m
LDS – Load Pointer to DS	1100 0101 : mod <sup>A</sup> reg r/m
LEA – Load Effective Address	1000 1101 : mod <sup>A</sup> reg r/m
LEAVE - High Level Procedure Exit	1100 1001
LES – Load Pointer to ES	1100 0100 : mod <sup>A</sup> reg r/m
LFS – Load Pointer to FS	0000 1111 : 1011 0100 : mod <sup>A</sup> reg r/m
LGDT – Load Global Descriptor Table Register	0000 1111 : 0000 0001 : mod <sup>A</sup> 010 r/m
LGS – Load Pointer to GS	0000 1111 : 1011 0101 : mod <sup>A</sup> reg r/m
LIDT – Load Interrupt Descriptor Table Register	0000 1111 : 0000 0001 : mod <sup>A</sup> 011 r/m
LLDT – Load Local Descriptor Table Register	
LDTR from register	0000 1111 : 0000 0000 : 11 010 reg
LDTR from memory	0000 1111 : 0000 0000 : mod 010 r/m
LMSW – Load Machine Status Word	
from register	0000 1111 : 0000 0001 : 11 110 reg
from memory	0000 1111 : 0000 0001 : mod 110 r/m
LOCK – Assert LOCK# Signal Prefix	1111 0000
LODS/LODSB/LODSW/LODSD - Load String Operand	1010 110w
LOOP – Loop Count	1110 0010 : 8-bit displacement

Instruction and Format	Encoding
LOOPZ/LOOPE - Loop Count while Zero/Equal	1110 0001 : 8-bit displacement
LOOPNZ/LOOPNE – Loop Count while not Zero/Equal	1110 0000 : 8-bit displacement
LSL - Load Segment Limit	
from register	0000 1111 : 0000 0011 : 11 reg1 reg2
from memory	0000 1111 : 0000 0011 : mod reg r/m
LSS – Load Pointer to SS	0000 1111 : 1011 0010 : mod <sup>A</sup> reg r/m
LTR – Load Task Register	
from register	0000 1111 : 0000 0000 : 11 011 reg
from memory	0000 1111 : 0000 0000 : mod 011 r/m
MOV – Move Data	
register1 to register2	1000 100w : 11 reg1 reg2
register2 to register1	1000 101w : 11 reg1 reg2
memory to reg	1000 101w : mod reg r/m
reg to memory	1000 100w : mod reg r/m
immediate to register	1100 011w : 11 000 reg : immediate data
immediate to register (alternate encoding)	1011 w reg : immediate data
immediate to memory	1100 011w : mod 000 r/m : immediate data
memory to AL, AX, or EAX	1010 000w : full displacement
AL, AX, or EAX to memory	1010 001w : full displacement
MOV – Move to/from Control Registers	
CR0 from register	0000 1111 : 0010 0010 : 11 000 reg
CR2 from register	0000 1111 : 0010 0010 : 11 010reg
CR3 from register	0000 1111 : 0010 0010 : 11 011 reg
CR4 from register	0000 1111 : 0010 0010 : 11 100 reg
register from CR0-CR4	0000 1111 : 0010 0000 : 11 eee reg
MOV – Move to/from Debug Registers	
DR0-DR3 from register	0000 1111 : 0010 0011 : 11 eee reg
DR4-DR5 from register	0000 1111 : 0010 0011 : 11 eee reg
DR6-DR7 from register	0000 1111 : 0010 0011 : 11 eee reg

Instruction and Format	Encoding
register from DR6-DR7	0000 1111 : 0010 0001 : 11 eee reg
register from DR4-DR5	0000 1111 : 0010 0001 : 11 eee reg
register from DRO-DR3	0000 1111 : 0010 0001 : 11 eee reg
MOV – Move to/from Segment Registers	
register to segment register	1000 1110 : 11 sreg3 reg
register to SS	1000 1110 : 11 sreg3 reg
memory to segment reg	1000 1110 : mod sreg3 r/m
memory to SS	1000 1110 : mod sreg3 r/m
segment register to register	1000 1100 : 11 sreg3 reg
segment register to memory	1000 1100 : mod sreg3 r/m
MOVS/MOVSB/MOVSW/MOVSD - Move Data from String to String	1010 010w
MOVSX – Move with Sign-Extend	
register2 to register1	0000 1111 : 1011 111w : 11 reg1 reg2
memory to reg	0000 1111 : 1011 111w : mod reg r/m
MOVZX – Move with Zero-Extend	
register2 to register1	0000 1111 : 1011 011w : 11 reg1 reg2
memory to register	0000 1111 : 1011 011w : mod reg r/m
MUL – Unsigned Multiply	
AL, AX, or EAX with register	1111 011w : 11 100 reg
AL, AX, or EAX with memory	1111 011w : mod 100 reg
NEG – Two's Complement Negation	
register	1111 011w : 11 011 reg
memory	1111 011w : mod 011 r/m
NOP - No Operation	1001 0000
NOP – Multi-byte No Operation <sup>1</sup>	
register	0000 1111 0001 1111 : 11 000 reg
memory	0000 1111 0001 1111 : mod 000 r/m
NOT – One's Complement Negation	
register	1111 011w : 11 010 reg

Instruction and Format	Encoding
memory	1111 011w : mod 010 r/m
OR – Logical Inclusive OR	
register1 to register2	0000 100w : 11 reg1 reg2
register2 to register1	0000 101w : 11 reg1 reg2
memory to register	0000 101w : mod reg r/m
register to memory	0000 100w : mod reg r/m
immediate to register	1000 00sw : 11 001 reg : immediate data
immediate to AL, AX, or EAX	0000 110w : immediate data
immediate to memory	1000 00sw : mod 001 r/m : immediate data
OUT – Output to Port	
fixed port	1110 011w : port number
variable port	1110 111w
OUTS – Output to DX Port	0110 111w
POP – Pop a Word from the Stack	
register	1000 1111 : 11 000 reg
register (alternate encoding)	0101 1 reg
memory	1000 1111 : mod 000 r/m
<b>POP - Pop a Segment Register from the Stack</b> (Note: CS cannot be sreg2 in this usage.)	
segment register DS, ES	000 sreg2 111
segment register SS	000 sreg2 111
segment register FS, GS	0000 1111: 10 sreg3 001
POPA/POPAD - Pop All General Registers	0110 0001
POPF/POPFD – Pop Stack into FLAGS or EFLAGS Register	1001 1101
PUSH – Push Operand onto the Stack	
register	1111 1111 : 11 110 reg
register (alternate encoding)	0101 0 reg
memory	1111 1111 : mod 110 r/m
immediate	0110 10s0 : immediate data

Encoding
000 sreg2 110
0000 1111: 10 sreg3 000
0110 0000
1001 1100
1101 000w : 11 010 reg
1101 000w : mod 010 r/m
1101 001w : 11 010 reg
1101 001w : mod 010 r/m
1100 000w : 11 010 reg : imm8 data
1100 000w : mod 010 r/m : imm8 data
1101 000w : 11 011 reg
1101 000w : mod 011 r/m
1101 001w : 11 011 reg
1101 001w : mod 011 r/m
1100 000w : 11 011 reg : imm8 data
1100 000w : mod 011 r/m : imm8 data
0000 1111 : 0011 0010
0000 1111 : 0011 0011
0000 1111 : 0011 0001
1111 0011 : 0110 110w
1111 0011 : 1010 110w
1111 0011 : 1010 010w
1111 0011 : 0110 111w
1111 0011 : 1010 101w

Instruction and Format Encoding	
REPE CMPS – Compare String	1111 0011 : 1010 011w
REPE SCAS – Scan String	1111 0011 : 1010 111w
REPNE CMPS – Compare String	1111 0010 : 1010 011w
REPNE SCAS – Scan String	1111 0010 : 1010 111w
RET - Return from Procedure (to same segment)	
no argument	1100 0011
adding immediate to SP	1100 0010 : 16-bit displacement
RET – Return from Procedure (to other segment)	
intersegment	1100 1011
adding immediate to SP	1100 1010 : 16-bit displacement
ROL – Rotate Left	
register by 1	1101 000w : 11 000 reg
memory by 1	1101 000w : mod 000 r/m
register by CL	1101 001w : 11 000 reg
memory by CL	1101 001w : mod 000 r/m
register by immediate count	1100 000w : 11 000 reg : imm8 data
memory by immediate count	1100 000w : mod 000 r/m : imm8 data
ROR – Rotate Right	
register by 1	1101 000w : 11 001 reg
memory by 1	1101 000w : mod 001 r/m
register by CL	1101 001w:11 001 reg
memory by CL	1101 001w : mod 001 r/m
register by immediate count	1100 000w : 11 001 reg : imm8 data
memory by immediate count	1100 000w : mod 001 r/m : imm8 data
RSM - Resume from System Management Mode	0000 1111 : 1010 1010
SAHF – Store AH into Flags	1001 1110
SAL – Shift Arithmetic Left	same instruction as SHL

Instruction and Format	Encoding
SAR – Shift Arithmetic Right	
register by 1	1101 000w : 11 111 reg
memory by 1	1101 000w : mod 111 r/m
register by CL	1101 001w : 11 111 reg
memory by CL	1101 001w : mod 111 r/m
register by immediate count	1100 000w : 11 111 reg : imm8 data
memory by immediate count	1100 000w : mod 111 r/m : imm8 data
SBB – Integer Subtraction with Borrow	
register1 to register2	0001 100w : 11 reg1 reg2
register2 to register1	0001 101w : 11 reg1 reg2
memory to register	0001 101w : mod reg r/m
register to memory	0001 100w : mod reg r/m
immediate to register	1000 00sw : 11 011 reg : immediate data
immediate to AL, AX, or EAX	0001 110w : immediate data
immediate to memory	1000 00sw : mod 011 r/m : immediate data
SCAS/SCASB/SCASW/SCASD - Scan String	1010 111w
SETcc – Byte Set on Condition	
register	0000 1111 : 1001 tttn : 11 000 reg
memory	0000 1111 : 1001 tttn : mod 000 r/m
SGDT – Store Global Descriptor Table Register	0000 1111 : 0000 0001 : mod <sup>A</sup> 000 г/m
SHL - Shift Left	
register by 1	1101 000w : 11 100 reg
memory by 1	1101 000w : mod 100 r/m
register by CL	1101 001w : 11 100 reg
memory by CL	1101 001w : mod 100 r/m
register by immediate count	1100 000w : 11 100 reg : imm8 data
memory by immediate count	1100 000w : mod 100 r/m : imm8 data
SHLD – Double Precision Shift Left	
register by immediate count	0000 1111 : 1010 0100 : 11 reg2 reg1 : imm8
	0000 1111 : 1010 0100 : mod reg r/m : imm8

Instruction and Format	Encoding
register by CL	0000 1111 : 1010 0101 : 11 reg2 reg1
memory by CL	0000 1111 : 1010 0101 : mod reg r/m
SHR – Shift Right	
register by 1	1101 000w : 11 101 reg
memory by 1	1101 000w : mod 101 r/m
register by CL	1101 001w : 11 101 reg
memory by CL	1101 001w : mod 101 r/m
register by immediate count	1100 000w : 11 101 reg : imm8 data
memory by immediate count	1100 000w : mod 101 r/m : imm8 data
SHRD – Double Precision Shift Right	
register by immediate count	0000 1111 : 1010 1100 : 11 reg2 reg1 : imm8
memory by immediate count	0000 1111 : 1010 1100 : mod reg r/m : imm8
register by CL	0000 1111 : 1010 1101 : 11 reg2 reg1
memory by CL	0000 1111 : 1010 1101 : mod reg r/m
SIDT – Store Interrupt Descriptor Table Register	0000 1111 : 0000 0001 : mod <sup>A</sup> 001 r/m
SLDT – Store Local Descriptor Table Register	
to register	0000 1111 : 0000 0000 : 11 000 reg
to memory	0000 1111 : 0000 0000 : mod 000 r/m
SMSW – Store Machine Status Word	
to register	0000 1111 : 0000 0001 : 11 100 reg
to memory	0000 1111 : 0000 0001 : mod 100 r/m
STC – Set Carry Flag	1111 1001
STD – Set Direction Flag	1111 1101
STI – Set Interrupt Flag	1111 1011
STOS/STOSB/STOSW/STOSD - Store String Data	1010 101w
STR – Store Task Register	
to register	0000 1111 : 0000 0000 : 11 001 reg
to memory	0000 1111 : 0000 0000 : mod 001 r/m

Instruction and Format	Encoding
SUB – Integer Subtraction	-
register1 to register2	0010 100w : 11 reg1 reg2
register2 to register1	0010 101w : 11 reg1 reg2
memory to register	0010 101w : mod reg r/m
register to memory	0010 100w : mod reg r/m
immediate to register	1000 00sw : 11 101 reg : immediate data
immediate to AL, AX, or EAX	0010 110w : immediate data
immediate to memory	1000 00sw : mod 101 r/m : immediate data
TEST – Logical Compare	
register1 and register2	1000 010w : 11 reg1 reg2
memory and register	1000 010w : mod reg r/m
immediate and register	1111 011w : 11 000 reg : immediate data
immediate and AL, AX, or EAX	1010 100w : immediate data
immediate and memory	1111 011w : mod 000 r/m : immediate data
UD2 - Undefined instruction	0000 FFFF : 0000 1011
VERR - Verify a Segment for Reading	
register	0000 1111 : 0000 0000 : 11 100 reg
тетогу	0000 1111 : 0000 0000 : mod 100 r/m
VERW – Verify a Segment for Writing	
register	0000 1111 : 0000 0000 : 11 101 reg
memory	0000 1111 : 0000 0000 : mod 101 r/m
WAIT - Wait	1001 1011
WBINVD – Writeback and Invalidate Data Cache	0000 1111 : 0000 1001
WRMSR – Write to Model-Specific Register	0000 1111 : 0011 0000
XADD - Exchange and Add	
register1, register2	0000 1111 : 1100 000w : 11 reg2 reg1
memory, reg	0000 1111 : 1100 000w : mod reg r/m
XCHG – Exchange Register/Memory with Register	
register1 with register2	1000 011w : 11 reg1 reg2

Instruction and Format	Encoding
AX or EAX with reg	1001 0 reg
memory with reg	1000 011w : mod reg r/m
XLAT/XLATB – Table Look-up Translation	1101 0111
XOR – Logical Exclusive OR	
register1 to register2	0011 000w : 11 reg1 reg2
register2 to register1	0011 001w: 11 reg1 reg2
memory to register	0011 001w : mod reg r/m
register to memory	0011 000w : mod reg r/m
immediate to register	1000 00sw : 11 110 reg : immediate data
immediate to AL, AX, or EAX	0011 010w : immediate data
immediate to memory	1000 00sw : mod 110 r/m : immediate data
Prefix Bytes	
address size	0110 0111
LOCK	1111 0000
operand size	0110 0110
CS segment override	0010 1110
DS segment override	0011 1110
ES segment override	0010 0110
FS segment override	0110 0100
GS segment override	0110 0101
SS segment override	0011 0110

#### NOTES:

1. The multi-byte NOP instruction does not alter the content of the register and will not issue a memory

operation.

### B.2.1 General Purpose Instruction Formats and Encodings for 64-Bit Mode

Table B-15 shows machine instruction formats and encodings for general purpose instructions in 64-bit mode.

Symbol	Application	
S	If the value of REX.W. is 1, it overrides the presence of 66H.	
W	The value of bit W. in REX is has no effect.	

### Table B-14. Special Symbols

Instruction and Format	Encoding
ADC – ADD with Carry	
register1 to register2	0100 0R0B : 0001 000w : 11 reg1 reg2
qwordregister1 to qwordregister2	0100 1R0B : 0001 0001 : 11 qwordreg1 qwordreg2
register2 to register1	0100 0R0B : 0001 001w : 11 reg1 reg2
qwordregister1 to qwordregister2	0100 1R0B : 0001 0011 : 11 qwordreg1 qwordreg2
memory to register	0100 0RXB : 0001 001 w : mod reg r/m
memory to qwordregister	0100 1RXB : 0001 0011 : mod qwordreg r/m
register to memory	0100 0RXB : 0001 000w : mod reg r/m
qwordregister to memory	0100 1RXB : 0001 0001 : mod qwordreg r/m
immediate to register	0100 000B : 1000 00sw : 11 010 reg : immediate
immediate to qwordregister	0100 100B : 1000 0001 : 11 010 qwordreg : imm32
immediate to qwordregister	0100 1R0B : 1000 0011 : 11 010 qwordreg : imm8
immediate to AL, AX, or EAX	0001 010w : immediate data
immediate to RAX	0100 1000 : 0000 0101 : imm32
immediate to memory	0100 00XB : 1000 00sw : mod 010 r/m : immediate
immediate32 to memory64	0100 10XB : 1000 0001 : mod 010 r/m : imm32

Instruction and Format	Encoding
immediate8 to memory64	0100 10XB : 1000 0031 : mod 010 r/m : imm8
ADD - Add	
register1 to register2	0100 0R0B : 0000 000w : 11 reg1 reg2
qwordregister1 to qwordregister2	0100 1R0B 0000 0000 : 11 qwordreg1 qwordreg2
register2 to register1	0100 0R0B : 0000 001w : 11 reg1 reg2
qwordregister1 to qwordregister2	0100 1R0B 0000 0010 : 11 qwordreg1 qwordreg2
memory to register	0100 0RXB : 0000 001w : mod reg r/m
memory64 to qwordregister	0100 1RXB : 0000 0000 : mod qwordreg r/m
register to memory	0100 0RXB : 0000 000w : mod reg r/m
qwordregister to memory64	0100 1RXB : 0000 0011 : mod qwordreg r/m
immediate to register	0100 0000B : 1000 00sw : 11 000 reg : immediate data
immediate32 to qwordregister	0100 100B : 1000 0001 : 11 010 qwordreg : imm
immediate to AL, AX, or EAX	0000 010w : immediate8
immediate to RAX	0100 1000 : 0000 0101 : imm32
immediate to memory	0100 00XB : 1000 00sw : mod 000 r/m : immediate
immediate32 to memory64	0100 10XB : 1000 0001 : mod 010 r/m : imm32
immediate8 to memory64	0100 10XB : 1000 0011 : mod 010 r/m : imm8
AND – Logical AND	
register1 to register2	0100 0R0B 0010 000w : 11 reg1 reg2
qwordregister1 to qwordregister2	0100 1R0B 0010 0001 : 11 qwordreg1 qwordreg2
register2 to register1	0100 0R0B 0010 001w : 11 reg1 reg2
register1 to register2	0100 1R0B 0010 0011 : 11 qwordreg1 qwordreg2
memory to register	0100 0RXB 0010 001w : mod reg r/m
memory64 to qwordregister	0100 1RXB : 0010 0011 : mod qwordreg r/m
register to memory	0100 0RXB : 0010 000w : mod reg r/m

Table B-15.	General Purpose Instruct	tion Formats and Encodings
	for 64-Bit Mode	(Contd.)

Instruction and Format	Encoding
qwordregister to memory64	0100 1RXB : 0010 0001 : mod qwordreg r/m
immediate to register	0100 000B : 1000 00sw : 11 100 reg : immediate
immediate32 to qwordregister	0100 100B 1000 0001 : 11 100 qwordreg : imm32
immediate to AL, AX, or EAX	0010 010w : immediate
immediate32 to RAX	0100 1000 0010 1001 : imm32
immediate to memory	0100 00XB : 1000 00sw : mod 100 r/m : immediate
immediate32 to memory64	0100 10XB : 1000 0001 : mod 100 r/m : immediate32
immediate8 to memory64	0100 10XB : 1000 0011 : mod 100 r/m : imm8
BSF – Bit Scan Forward	
register1, register2	0100 0R0B 0000 1111 : 1011 1100 : 11 reg1 reg2
<b>qwordreg</b> ister1, qwordregister2	0100 1R0B 0000 1111 : 1011 1100 : 11 qwordreg1 qwordreg2
memory, register	0100 0RXB 0000 1111 : 1011 1100 : mod reg r/m
memory64, qwordregister	0100 1RXB 0000 1111 : 1011 1100 : mod qwordreg r/m
BSR – Bit Scan Reverse	
register1, register2	0100 0R0B 0000 1111 : 1011 1101 : 11 reg1 reg2
qwordregister1, qwordregister2	0100 1R0B 0000 1111 : 1011 1101 : 11 qwordreg1 qwordreg2
memory, register	0100 0RXB 0000 1111 : 1011 1101 : mod reg r/m
memory64, qwordregister	0100 1RXB 0000 1111 : 1011 1101 : mod qwordreg r/m
BSWAP – Byte Swap	0000 1111 : 1100 1 reg
BSWAP – Byte Swap	0100 100B 0000 1111 : 1100 1 qwordreg

Instruction and Format	Encoding
BT - Bit Test	
register, immediate	0100 000B 0000 1111 : 1011 1010 : 11 100 reg: imm8
qwordregister, immediate8	0100 100B 1111 : 1011 1010 : 11 100 qwordreg: imm8 data
memory, immediate	0100 00XB 0000 1111 : 1011 1010 : mod 100 r/m : imm8
memory64, immediate8	0100 10XB 0000 1111 : 1011 1010 : mod 100 r/m : imm8 data
register1, register2	0100 0R0B 0000 1111 : 1010 0011 : 11 reg2 reg1
qwordregister1, qwordregister2	0100 1R0B 0000 1111 : 1010 0011 : 11 qwordreg2 qwordreg1
memory, reg	0100 0RXB 0000 1111 : 1010 0011 : mod reg r/m
memory, qwordreg	0100 1RXB 0000 1111 : 1010 0011 : mod qwordreg r/m
BTC – Bit Test and Complement	
register, immediate	0100 000B 0000 1111 : 1011 1010 : 11 111 reg: imm8
qwordregister, immediate8	0100 100B 0000 1111 : 1011 1010 : 11 111 qwordreg: imm8
memory, immediate	0100 00XB 0000 1111 : 1011 1010 : mod 111 r/m : imm8
memory64, immediate8	0100 10XB 0000 1111 : 1011 1010 : mod 111 r/m : imm8
register1, register2	0100 0R0B 0000 1111 : 1011 1011 : 11 reg2 reg1
qwordregister1, qwordregister2	0100 1R0B 0000 1111 : 1011 1011 : 11 qwordreg2 qwordreg1
memory, register	0100 0RXB 0000 1111 : 1011 1011 : mod reg r/m
memory, qwordreg	0100 1RXB 0000 1111 : 1011 1011 : mod qwordreg r/m

Table B-15. General Purpose Instruction Formats and Encodings	nstruction Formats and Encodings
for 64-Bit Mode (Contd.)	Mode (Contd.)

Instruction and Format	Encoding
BTR – Bit Test and Reset	
register, immediate	0100 000B 0000 1111 : 1011 1010 : 11 110 reg: imm8
qwordregister, immediate8	0100 100B 0000 1111 : 1011 1010 : 11 110 qwordreg: imm8
memory, immediate	0100 00XB 0000 1111 : 1011 1010 : mod 110 r/m : imm8
memory64, immediate8	0100 10XB 0000 1111 : 1011 1010 : mod 110 r/m : imm8
register1, register2	0100 0R0B 0000 1111 : 1011 0011 : 11 reg2 reg1
qwordregister1, qwordregister2	0100 1R0B 0000 1111 : 1011 0011 : 11 qwordreg2 qwordreg1
memory, register	0100 0RXB 0000 1111 : 1011 0011 : mod reg r/m
memory64, qwordreg	0100 1RXB 0000 1111 : 1011 0011 : mod qwordreg r/m
BTS – Bit Test and Set	
register, immediate	0100 000B 0000 1111 : 1011 1010 : 11 101 reg: imm8
qwordregister, immediate8	0100 100B 0000 1111 : 1011 1010 : 11 101 qwordreg: imm8
memory, immediate	0100 00XB 0000 1111 : 1011 1010 : mod 101 r/m : imm8
memory64, immediate8	0100 10XB 0000 1111 : 1011 1010 : mod 101 r/m : imm8
register1, register2	0100 0R0B 0000 1111 : 1010 1011 : 11 reg2 reg1
qwordregister1, qwordregister2	0100 1R0B 0000 1111 : 1010 1011 : 11 qwordreg2 qwordreg1
memory, register	0100 0RXB 0000 1111 : 1010 1011 : mod reg r/m
memory64, qwordreg	0100 1RXB 0000 1111 : 1010 1011 : mod qwordreg r/m

Instruction and Format	Encoding
CALL – Call Procedure (in same segment)	
direct	1110 1000 : displacement32
register indirect	0100 WR00 <sup>w</sup> 1111 1111 : 11 010 reg
memory indirect	0100 W0XB <sup>w</sup> 1111 1111 : mod 010 r/m
CALL – Call Procedure (in other segment)	
indirect	1111 1111 : mod 011 r/m
indirect	0100 10XB 0100 1000 1111 1111 : mod 011 r/m
CBW – Convert Byte to Word	1001 1000
CDQ – Convert Doubleword to Qword+	1001 1001
CDQE – RAX, Sign-Extend of EAX	0100 1000 1001 1001
CLC – Clear Carry Flag	1111 1000
CLD – Clear Direction Flag	1111 1100
CLI – Clear Interrupt Flag	1111 1010
CLTS – Clear Task-Switched Flag in CRO	0000 1111 : 0000 0110
CMC – Complement Carry Flag	1111 0101
CMP - Compare Two Operands	
register1 with register2	0100 0R0B 0011 100w : 11 reg1 reg2
qwordregister1 with qwordregister2	0100 1R0B 0011 1001 : 11 qwordreg1 qwordreg2
register2 with register1	0100 0R0B 0011 101w : 11 reg1 reg2
qwordregister2 with qwordregister1	0100 1R0B 0011 101w : 11 qwordreg1 qwordreg2
memory with register	0100 0RXB 0011 100w : mod reg r/m
memory64 with qwordregister	0100 1RXB 0011 1001 : mod qwordreg r/m
register with memory	0100 0RXB 0011 101w : mod reg r/m
qwordregister with memory64	0100 1RXB 0011 101w1 : mod qwordreg r/m
immediate with register	0100 000B 1000 00sw : 11 111 reg : imm
immediate32 with qwordregister	0100 100B 1000 0001 : 11 111 qwordreg : imm64
immediate with AL, AX, or EAX	0011 110w : imm

Table B-15.	General Purpose Instruction Formats and Encodings
	for 64-Bit Mode (Contd.)

Instruction and Format	Encoding
immediate32 with RAX	0100 1000 0011 1101 : imm32
immediate with memory	0100 00XB 1000 00sw : mod 111 r/m : imm
immediate32 with memory64	0100 1RXB 1000 0001 : mod 111 r/m : imm64
immediate8 with memory64	0100 1RXB 1000 0011 : mod 111 r/m : imm8
CMPS/CMPSB/CMPSW/CMPSD/CMPSQ – Compare String Operands	
compare string operands [ X at DS:(E)SI with Y at ES:(E)DI ]	1010 011w
qword at address RSI with qword at address RDI	0100 1000 1010 0111
CMPXCHG – Compare and Exchange	
register1, register2	0000 1111 : 1011 000w : 11 reg2 reg1
byteregister1, byteregister2	0100 000B 0000 1111 : 1011 0000 : 11 bytereg2 reg1
qwordregister1, qwordregister2	0100 100B 0000 1111 : 1011 0001 : 11 qwordreg2 reg1
memory, register	0000 1111 : 1011 000w : mod reg r/m
memory8, byteregister	0100 00XB 0000 1111 : 1011 0000 : mod bytereg r/m
memory64, qwordregister	0100 10XB 0000 1111 : 1011 0001 : mod qwordreg r/m
CPUID – CPU Identification	0000 1111 : 1010 0010
CQO – Sign-Extend RAX	0100 1000 1001 1001
CWD – Convert Word to Doubleword	1001 1001
CWDE – Convert Word to Doubleword	1001 1000
DEC – Decrement by 1	
register	0100 000B 1111 111w : 11 001 reg
qwordregister	0100 100B 1111 1111 : 11 001 qwordreg
memory	0100 00XB 1111 111w : mod 001 r/m
C 4	0100 10XB 1111 1111 : mod 001 r/m
memory64	
DIV – Unsigned Divide	

Instruction and Format	Encoding
Divide RDX:RAX by qwordregister	0100 100B 1111 0111 : 11 110 qwordreg
AL, AX, or EAX by memory	0100 00XB 1111 011w : mod 110 r/m
Divide RDX:RAX by memory64	0100 10XB 1111 0111 : mod 110 r/m
ENTER – Make Stack Frame for High Level Procedure	1100 1000 : 16-bit displacement : 8-bit level (L)
HLT – Halt	1111 0100
IDIV – Signed Divide	
AL, AX, or EAX by register	0100 000B 1111 011w : 11 111 reg
RDX:RAX by qwordregister	0100 100B 1111 0111 : 11 111 qwordreg
AL, AX, or EAX by memory	0100 00XB 1111 011w : mod 111 r/m
RDX:RAX by memory64	0100 10XB 1111 0111 : mod 111 r/m
IMUL – Signed Multiply	
AL, AX, or EAX with register	0100 000B 1111 011w : 11 101 reg
RDX:RAX <- RAX with qwordregister	0100 100B 1111 0111 : 11 101 qwordreg
AL, AX, or EAX with memory	0100 00XB 1111 011w : mod 101 r/m
RDX:RAX <- RAX with memory64	0100 10XB 1111 0111 : mod 101 r/m
register1 with register2	0000 1111 : 1010 1111 : 11 : reg1 reg2
qwordregister1 <- qwordregister1 with qwordregister2	0100 1R0B 0000 1111 : 1010 1111 : 11 : qwordreg1 qwordreg2
register with memory	0100 0RXB 0000 1111 : 1010 1111 : mod reg r/m
qwordregister <- qwordregister withmemory64	0100 1RXB 0000 1111 : 1010 1111 : mod qwordreg r/m
register1 with immediate to register2	0100 0R0B 0110 10s1 : 11 reg1 reg2 : imm
qwordregister1 <- qwordregister2 with sign- extended immediate8	0100 1R0B 0110 1011 : 11 qwordreg1 qwordreg2 : imm8
qwordregister1 <- qwordregister2 with immediate32	0100 1R0B 0110 1001 : 11 qwordreg1 qwordreg2 : imm32
memory with immediate to register	0100 0RXB 0110 10s1 : mod reg r/m : imm
qwordregister <- memory64 with sign- extended immediate8	0100 1RXB 0110 1011 : mod qwordreg r/m : imm8
qwordregister <- memory64 with immediate32	0100 1RXB 0110 1001 : mod qwordreg r/m : imm32

Instruction and Format	Encoding
IN – Input From Port	
fixed port	1110 010w : port number
variable port	1110 110w
INC – Increment by 1	
reg	0100 000B 1111 111w : 11 000 reg
qwordreg	0100 100B 1111 1111 : 11 000 qwordreg
memory	0100 00XB 1111 111w : mod 000 r/m
memory64	0100 10XB 1111 1111 : mod 000 r/m
INS – Input from DX Port	0110 110w
INT n – Interrupt Type n	1100 1101 : type
INT – Single-Step Interrupt 3	1100 1100
INTO – Interrupt 4 on Overflow	1100 1110
INVD – Invalidate Cache	0000 1111 : 0000 1000
INVLPG – Invalidate TLB Entry	0000 1111 : 0000 0001 : mod 111 r/m
IRETO – Interrupt Return	1100 1111
Jcc – Jump if Condition is Met	
8-bit displacement	0111 tttn : 8-bit displacement
displacements (excluding 16-bit relative offsets)	0000 1111 : 1000 tttn : displacement32
JCXZ/JECXZ - Jump on CX/ECX Zero Address-size prefix differentiates JCXZ and JECXZ	1110 0011 : 8-bit displacement
JMP – Unconditional Jump (to same segment)	
short	1110 1011 : 8-bit displacement
direct	1110 1001 : displacement32
register indirect	0100 W00B <sup>w</sup> : 1111 1111 : 11 100 reg
memory indirect	0100 W0XB <sup>w</sup> : 1111 1111 : mod 100 r/m
JMP - Unconditional Jump (to other segment)	
indirect intersegment	0100 00XB : 1111 1111 : mod 101 r/m
64-bit indirect intersegment	0100 10XB : 1111 1111 : mod 101 r/m

0100 0R0B : 0000 1111 : 0000 0010 : 11 reg1 reg2
0100 WR0B : 0000 1111 : 0000 0010 : 11 qwordreg1 dwordreg2
0100 0RXB : 0000 1111 : 0000 0010 : mod reg r/m
0100 WRXB 0000 1111 : 0000 0010 : mod r/m
0100 0RXB : 1000 1101 : mod <sup>A</sup> reg r/m
0100 1RXB : 1000 1101 : mod <sup>A</sup> qwordreg r/m
1100 1001
0100 0RXB : 0000 1111 : 1011 0100 : mod <sup>A</sup> reg r/m
0100 1RXB : 0000 1111 : 1011 0100 : mod <sup>A</sup> qwordreg r/m
0100 10XB : 0000 1111 : 0000 0001 : mod <sup>A</sup> 010 r/m
0100 0RXB : 0000 1111 : 1011 0101 : mod <sup>A</sup> reg r/m
0100 1RXB : 0000 1111 : 1011 0101 : mod <sup>A</sup> qwordreg r/m
0100 10XB : 0000 1111 : 0000 0001 : mod <sup>A</sup> 011 r/m
0100 000B : 0000 1111 : 0000 0000 : 11 010 reg
0100 00XB :0000 1111 : 0000 0000 : mod 010 r/m

Instruction and Format	Encoding
LMSW – Load Machine Status Word	
from register	0100 000B : 0000 1111 : 0000 0001 : 11 110 reg
from memory	0100 00XB :0000 1111 : 0000 0001 : mod 110 r/m
LOCK – Assert LOCK# Signal Prefix	1111 0000
LODS/LODSB/LODSW/LODSD/LODSQ - Load String Operand	
at DS:(E)SI to AL/EAX/EAX	1010 110w
at (R)SI to RAX	0100 1000 1010 1101
LOOP – Loop Count	
if count != 0, 8-bit displacement	1110 0010
if count !=0, RIP + 8-bit displacement sign- extended to 64-bits	0100 1000 1110 0010
LOOPE – Loop Count while Zero/Equal	
if count != 0 & ZF =1, 8-bit displacement	1110 0001
if count !=0 & ZF = 1, RIP + 8-bit displacement sign-extended to 64-bits	0100 1000 1110 0001
LOOPNE/LOOPNZ - Loop Count while not Zero/Equal	
if count != 0 & ZF = 0, 8-bit displacement	1110 0000
if count !=0 & ZF = 0, RIP + 8-bit displacement sign-extended to 64-bits	0100 1000 1110 0000
LSL - Load Segment Limit	
from register	0000 1111 : 0000 0011 : 11 reg1 reg2
from qwordregister	0100 1R00 0000 1111 : 0000 0011 : 11 qwordreg1 reg2
from memory16	0000 1111 : 0000 0011 : mod reg r/m
from memory64	0100 1RXB 0000 1111 : 0000 0011 : mod qwordreg r/m
LSS – Load Pointer to SS	
SS:r16/r32 with far pointer from memory	0100 0RXB : 0000 1111 : 1011 0010 : mod <sup>A</sup> reg r/m

Instruction and Format	Encoding
SS:r64 with far pointer from memory	0100 1WXB : 0000 1111 : 1011 0010 : mod <sup>A</sup> qwordreg r/m
LTR – Load Task Register	
from register	0100 0R00 : 0000 1111 : 0000 0000 : 11 011 reg
from memory	0100 00XB : 0000 1111 : 0000 0000 : mod 011 r/m
MOV – Move Data	
register1 to register2	0100 0R0B : 1000 100w : 11 reg1 reg2
qwordregister1 to qwordregister2	0100 1R0B 1000 1001 : 11 qwordeg1 qwordreg2
register2 to register1	0100 0R0B : 1000 101w : 11 reg1 reg2
qwordregister2 to qwordregister1	0100 1R0B 1000 1011 : 11 qwordreg1 qwordreg2
memory to reg	0100 0RXB : 1000 101w : mod reg r/m
memory64 to qwordregister	0100 1RXB 1000 1011 : mod qwordreg r/m
reg to memory	0100 0RXB : 1000 100w : mod reg r/m
qwordregister to memory64	0100 1RXB 1000 1001 : mod qwordreg r/m
immediate to register	0100 000B : 1100 011w : 11 000 reg : imm
immediate32 to qwordregister (zero extend)	0100 100B 1100 0111 : 11 000 qwordreg : imm32
immediate to register (alternate encoding)	0100 000B : 1011 w reg : imm
immediate64 to qwordregister (alternate encoding)	0100 100B 1011 1000 reg : imm64
immediate to memory	0100 00XB : 1100 011w : mod 000 r/m : imm
immediate32 to memory64 (zero extend)	0100 10XB 1100 0111 : mod 000 r/m : imm32
memory to AL, AX, or EAX	0100 0000 : 1010 000w : displacement
memory64 to RAX	0100 1000 1010 0001 : displacement64
AL, AX, or EAX to memory	0100 0000 : 1010 001w : displacement
RAX to memory64	0100 1000 1010 0011 : displacement64
MOV – Move to/from Control Registers	
CRO-CR4 from register	0100 0R0B : 0000 1111 : 0010 0010 : 11 eee reg (eee = CR#)

Table B-15. General Purpose Instruct	ion Formats and Encodings
for 64-Bit Mode (Contd.)	

Instruction and Format	Encoding
CRx from qwordregister	0100 1R0B : 0000 1111 : 0010 0010 : 11 eee qwordreg (Reee = CR#)
register from CRO-CR4	0100 0R0B : 0000 1111 : 0010 0000 : 11 eee reg (eee = CR#)
qwordregister from CRx	0100 1R0B 0000 1111 : 0010 0000 : 11 eee qwordreg (Reee = CR#)
MOV – Move to/from Debug Registers	
DRO-DR7 from register	0000 1111 : 0010 0011 : 11 eee reg (eee = DR#)
DRO-DR7 from quadregister	0100 100B 0000 1111 : 0010 0011 : 11 eee reg (eee = DR#)
register from DRO-DR7	0000 1111 : 0010 0001 : 11 eee reg (eee = DR#)
quadregister from DRO-DR7	0100 100B 0000 1111 : 0010 0001 : 11 eee quadreg (eee = DR#)
MOV – Move to/from Segment Registers	
register to segment register	0100 W00B <sup>w</sup> : 1000 1110 : 11 sreg reg
register to SS	0100 000B : 1000 1110 : 11 sreg reg
memory to segment register	0100 00XB : 1000 1110 : mod sreg r/m
memory64 to segment register (lower 16 bits)	0100 10XB 1000 1110 : mod sreg r/m
memory to SS	0100 00XB : 1000 1110 : mod sreg r/m
segment register to register	0100 000B : 1000 1100 : 11 sreg reg
segment register to qwordregister (zero extended)	0100 100B 1000 1100 : 11 sreg qwordreg
segment register to memory	0100 00XB : 1000 1100 : mod sreg r/m
segment register to memory64 (zero extended)	0100 10XB 1000 1100 : mod sreg3 r/m
MOVS/MOVSB/MOVSW/MOVSD/MOVSQ - Move Data from String to String	
Move data from string to string	1010 010w
Move data from string to string (qword)	0100 1000 1010 0101
MOVSX/MOVSXD – Move with Sign-Extend	
register2 to register1	0100 0R0B : 0000 1111 : 1011 111w : 11 reg1 reg2

Instruction and Format	Encoding
byteregister2 to qwordregister1 (sign-extend)	0100 1R0B 0000 1111 : 1011 1110 : 11 quadreg1 bytereg2
wordregister2 to qwordregister1	0100 1R0B 0000 1111 : 1011 1111 : 11 quadreg1 wordreg2
dwordregister2 to qwordregister1	0100 1R0B 0110 0011 : 11 quadreg1 dwordreg2
memory to register	0100 0RXB : 0000 1111 : 1011 111w : mod reg r/m
memory8 to qwordregister (sign-extend)	0100 1RXB 0000 1111 : 1011 1110 : mod qwordreg r/m
memory16 to qwordregister	0100 1RXB 0000 1111 : 1011 1111 : mod qwordreg r/m
memory32 to qwordregister	0100 1RXB 0110 0011 : mod qwordreg r/m
MOVZX – Move with Zero-Extend	
register2 to register1	0100 0R0B : 0000 1111 : 1011 011w : 11 reg1 reg2
dwordregister2 to qwordregister1	0100 1R0B 0000 1111 : 1011 0111 : 11 qwordreg1 dwordreg2
memory to register	0100 0R0B : 0000 1111 : 1011 011w : mod reg r/m
memory32 to qwordregister	0100 1R0B 0000 1111 : 1011 0111 : mod qwordreg r/m
MUL – Unsigned Multiply	
AL, AX, or EAX with register	0100 000B : 1111 011w : 11 100 reg
RAX with qwordregister (to RDX:RAX)	0100 100B 1111 0111 : 11 100 qwordreg
AL, AX, or EAX with memory	0100 00XB 1111 011w : mod 100 r/m
RAX with memory64 (to RDX:RAX)	0100 10XB 1111 0111 : mod 100 r/m
NEG – Two's Complement Negation	
register	0100 000B : 1111 011w : 11 011 reg
qwordregister	0100 100B 1111 0111 : 11 011 qwordreg
memory	0100 00XB : 1111 011w : mod 011 r/m
memory64	0100 10XB 1111 0111 : mod 011 r/m
NOP - No Operation	1001 0000

Instruction and Format	Encoding
NOT – One's Complement Negation	
register	0100 000B : 1111 011w : 11 010 reg
qwordregister	0100 000B 1111 0111 : 11 010 qwordreg
memory	0100 00XB : 1111 011w : mod 010 r/m
memory64	0100 1RXB 1111 0111 : mod 010 r/m
OR - Logical Inclusive OR	
register1 to register2	0000 100w : 11 reg1 reg2
byteregister1 to byteregister2	0100 0R0B 0000 1000 : 11 bytereg1 bytereg2
qwordregister1 to qwordregister2	0100 1R0B 0000 1001 : 11 qwordreg1 qwordreg2
register2 to register1	0000 101w : 11 reg1 reg2
byteregister2 to byteregister1	0100 0R0B 0000 1010 : 11 bytereg1 bytereg2
qwordregister2 to qwordregister1	0100 0R0B 0000 1011 : 11 qwordreg1 qwordreg2
memory to register	0000 101w : mod reg r/m
memory8 to byteregister	0100 0RXB 0000 1010 : mod bytereg r/m
memory8 to qwordregister	0100 0RXB 0000 1011 : mod qwordreg r/m
register to memory	0000 100w : mod reg r/m
byteregister to memory8	0100 0RXB 0000 1000 : mod bytereg r/m
qwordregister to memory64	0100 1RXB 0000 1001 : mod qwordreg r/m
immediate to register	1000 00sw : 11 001 reg : imm
immediate8 to byteregister	0100 000B 1000 0000 : 11 001 bytereg : imm8
immediate32 to qwordregister	0100 000B 1000 0001 : 11 001 qwordreg : imm32
immediate8 to qwordregister	0100 000B 1000 0011 : 11 001 qwordreg : imm8
immediate to AL, AX, or EAX	0000 110w : imm
immediate64 to RAX	0100 1000 0000 1101 : imm64
immediate to memory	1000 00sw : mod 001 r/m : imm

Instruction and Format	Encoding
immediate8 to memory8	0100 00XB 1000 0000 : mod 001 r/m : imm8
immediate32 to memory64	0100 00XB 1000 0001 : mod 001 r/m : imm32
immediate8 to memory64	0100 00XB 1000 0011 : mod 001 r/m : imm8
OUT – Output to Port	
fixed port	1110 011w : port number
variable port	1110 111w
OUTS – Output to DX Port	
output to DX Port	0110 111w
POP – Pop a Value from the Stack	
wordregister	0101 0101 : 0100 000B : 1000 1111 : 11 000 reg16
qwordregister	0100 W00B <sup>S</sup> : 1000 1111 : 11 000 reg64
wordregister (alternate encoding)	0101 0101 : 0100 000B : 0101 1 reg16
qwordregister (alternate encoding)	0100 W00B : 0101 1 reg64
memory64	0100 W0XB <sup>S</sup> : 1000 1111 : mod 000 r/m
memory16	0101 0101 : 0100 00XB 1000 1111 : mod 000 r/m
<b>POP - Pop a Segment Register from the Stack</b> (Note: CS cannot be sreg2 in this usage.)	
segment register FS, GS	0000 1111: 10 sreg3 001
POPF/POPFQ – Pop Stack into FLAGS/RFLAGS Register	
pop stack to FLAGS register	0101 0101 : 1001 1101
pop Stack to RFLAGS register	0100 1000 1001 1101
PUSH – Push Operand onto the Stack	
wordregister	0101 0101 : 0100 000B : 1111 1111 : 11 110 reg16
qwordregister	0100 W00B <sup>S</sup> : 1111 1111: 11 110 reg64
wordregister (alternate encoding)	0101 0101 : 0100 000B : 0101 0 reg16
qwordregister (alternate encoding)	0100 W00B <sup>S</sup> : 0101 0 reg64
memory16	0101 0101 : 0100 000B : 1111 1111 : mod 110 r/m

	Encoding
memory64	0100 W00B <sup>S</sup> : 1111 1111 : mod 110 r/m
immediate8	0110 1010 : imm8
immediate16	0101 0101 : 0110 1000 : imm16
immediate64	0110 1000 : imm64
PUSH – Push Segment Register onto the Stack	
segment register FS,GS	0000 1111: 10 sreg3 000
PUSHF/PUSHFD – Push Flags Register onto the Stack	1001 1100
RCL – Rotate thru Carry Left	
register by 1	0100 000B : 1101 000w : 11 010 reg
qwordregister by 1	0100 100B 1101 0001 : 11 010 qwordreg
memory by 1	0100 00XB : 1101 000w : mod 010 r/m
memory64 by 1	0100 10XB 1101 0001 : mod 010 r/m
register by CL	0100 000B : 1101 001w : 11 010 reg
qwordregister by CL	0100 100B 1101 0011 : 11 010 qwordreg
memory by CL	0100 00XB : 1101 001w : mod 010 r/m
memory64 by CL	0100 10XB 1101 0011 : mod 010 r/m
register by immediate count	0100 000B : 1100 000w : 11 010 reg : imm
qwordregister by immediate count	0100 100B 1100 0001 : 11 010 qwordreg : imm8
memory by immediate count	0100 00XB : 1100 000w : mod 010 r/m : imm
memory64 by immediate count	0100 10XB 1100 0001 : mod 010 r/m : imm8
RCR – Rotate thru Carry Right	
register by 1	0100 000B : 1101 000w : 11 011 reg
qwordregister by 1	0100 100B 1101 0001 : 11 011 qwordreg
memory by 1	0100 00XB : 1101 000w : mod 011 r/m
memory64 by 1	0100 10XB 1101 0001 : mod 011 r/m
register by CL	0100 000B : 1101 001w : 11 011 reg
qwordregister by CL	0100 000B 1101 0010 : 11 011 qwordreg
memory by CL	0100 00XB : 1101 001w : mod 011 r/m

Instruction and Format	Encoding
memory64 by CL	0100 10XB 1101 0011 : mod 011 r/m
register by immediate count	0100 000B : 1100 000w : 11 011 reg : imm8
qwordregister by immediate count	0100 100B 1100 0001 : 11 011 qwordreg : imm8
memory by immediate count	0100 00XB : 1100 000w : mod 011 r/m : imm8
memory64 by immediate count	0100 10XB 1100 0001 : mod 011 r/m : imm8
RDMSR – Read from Model-Specific Register	
load ECX-specified register into EDX:EAX	0000 1111 : 0011 0010
RDPMC – Read Performance Monitoring Counters	
load ECX-specified performance counter into EDX:EAX	0000 1111 : 0011 0011
RDTSC – Read Time-Stamp Counter	
read time-stamp counter into EDX:EAX	0000 1111 : 0011 0001
REP INS – Input String	
REP LODS – Load String	
REP MOVS – Move String	
REP OUTS – Output String	
REP STOS – Store String	
REPE CMPS – Compare String	
REPE SCAS – Scan String	
REPNE CMPS – Compare String	
REPNE SCAS – Scan String	
RET – Return from Procedure (to same segment)	
no argument	1100 0011
adding immediate to SP	1100 0010 : 16-bit displacement
RET – Return from Procedure (to other segment)	
intersegment	1100 1011
adding immediate to SP	1100 1010 : 16-bit displacement

Instruction and Format	Encoding
ROL – Rotate Left	
register by 1	0100 000B 1101 000w : 11 000 reg
byteregister by 1	0100 000B 1101 0000 : 11 000 bytereg
qwordregister by 1	0100 100B 1101 0001 : 11 000 qwordreg
memory by 1	0100 00XB 1101 000w : mod 000 r/m
memory8 by 1	0100 00XB 1101 0000 : mod 000 r/m
memory64 by 1	0100 10XB 1101 0001 : mod 000 r/m
register by CL	0100 000B 1101 001w : 11 000 reg
byteregister by CL	0100 000B 1101 0010 : 11 000 bytereg
qwordregister by CL	0100 100B 1101 0011 : 11 000 qwordreg
memory by CL	0100 00XB 1101 001w : mod 000 r/m
memory8 by CL	0100 00XB 1101 0010 : mod 000 r/m
memory64 by CL	0100 10XB 1101 0011 : mod 000 r/m
register by immediate count	1100 000w : 11 000 reg : imm8
byteregister by immediate count	0100 000B 1100 0000 : 11 000 bytereg : imm8
qwordregister by immediate count	0100 100B 1100 0001 : 11 000 bytereg : imm8
memory by immediate count	1100 000w : mod 000 r/m : imm8
memory8 by immediate count	0100 00XB 1100 0000 : mod 000 r/m : imm8
memory64 by immediate count	0100 10XB 1100 0001 : mod 000 r/m : imm8
ROR – Rotate Right	
register by 1	0100 000B 1101 000w : 11 001 reg
byteregister by 1	0100 000B 1101 0000 : 11 001 bytereg
qwordregister by 1	0100 100B 1101 0001 : 11 001 qwordreg
memory by 1	0100 00XB 1101 000w : mod 001 r/m
memory8 by 1	0100 00XB 1101 0000 : mod 001 r/m
memory64 by 1	0100 10XB 1101 0001 : mod 001 r/m
register by CL	0100 000B 1101 001w : 11 001 reg
byteregister by CL	0100 000B 1101 0010 : 11 001 bytereg

Instruction and Format	Encoding
qwordregister by CL	0100 100B 1101 0011 : 11 001 qwordreg
memory by CL	0100 00XB 1101 001w : mod 001 r/m
memory8 by CL	0100 00XB 1101 0010 : mod 001 r/m
memory64 by CL	0100 10XB 1101 0011 : mod 001 r/m
register by immediate count	0100 000B 1100 000w : 11 001 reg : imm8
byteregister by immediate count	0100 000B 1100 0000 : 11 001 reg : imm8
qwordregister by immediate count	0100 100B 1100 0001 : 11 001 qwordreg : imm8
memory by immediate count	0100 00XB 1100 000w : mod 001 r/m : imm8
memory8 by immediate count	0100 00XB 1100 0000 : mod 001 r/m : imm8
memory64 by immediate count	0100 10XB 1100 0001 : mod 001 r/m : imm8
RSM – Resume from System Management Mode	0000 1111 : 1010 1010
SAL – Shift Arithmetic Left	same instruction as SHL
SAR – Shift Arithmetic Right	
register by 1	0100 000B 1101 000w : 11 111 reg
byteregister by 1	0100 000B 1101 0000 : 11 111 bytereg
qwordregister by 1	0100 100B 1101 0001 : 11 111 qwordreg
memory by 1	0100 00XB 1101 000w : mod 111 r/m
memory8 by 1	0100 00XB 1101 0000 : mod 111 r/m
memory64 by 1	0100 10XB 1101 0001 : mod 111 r/m
register by CL	0100 000B 1101 001w : 11 111 reg
byteregister by CL	0100 000B 1101 0010 : 11 111 bytereg
qwordregister by CL	0100 100B 1101 0011 : 11 111 qwordreg
memory by CL	0100 00XB 1101 001w : mod 111 r/m
memory8 by CL	0100 00XB 1101 0010 : mod 111 r/m
memory64 by CL	0100 10XB 1101 0011 : mod 111 r/m
register by immediate count	0100 000B 1100 000w : 11 111 reg : imm8
byteregister by immediate count	0100 000B 1100 0000 : 11 111 bytereg : imm8

Table B-15. General Purpose Instruction Formats and Encodings		
for 64-Bit Mode (Contd.)		

Instruction and Format	Encoding
qwordregister by immediate count	0100 100B 1100 0001 : 11 111 qwordreg : imm8
memory by immediate count	0100 00XB 1100 000w : mod 111 r/m : imm8
memory8 by immediate count	0100 00XB 1100 0000 : mod 111 r/m : imm8
memory64 by immediate count	0100 10XB 1100 0001 : mod 111 r/m : imm8
SBB – Integer Subtraction with Borrow	
register1 to register2	0100 0R0B 0001 100w : 11 reg1 reg2
byteregister1 to byteregister2	0100 0R0B 0001 1000 : 11 bytereg1 bytereg2
quadregister1 to quadregister2	0100 1R0B 0001 1001 : 11 quadreg1 quadreg2
register2 to register1	0100 0R0B 0001 101w : 11 reg1 reg2
byteregister2 to byteregister1	0100 0R0B 0001 1010 : 11 reg1 bytereg2
byteregister2 to byteregister1	0100 1R0B 0001 1011 : 11 reg1 bytereg2
memory to register	0100 0RXB 0001 101w : mod reg r/m
memory8 to byteregister	0100 0RXB 0001 1010 : mod bytereg r/m
memory64 to byteregister	0100 1RXB 0001 1011 : mod quadreg r/m
register to memory	0100 0RXB 0001 100w : mod reg r/m
byteregister to memory8	0100 0RXB 0001 1000 : mod reg r/m
quadregister to memory64	0100 1RXB 0001 1001 : mod reg r/m
immediate to register	0100 000B 1000 00sw : 11 011 reg : imm
immediate8 to byteregister	0100 000B 1000 0000 : 11 011 bytereg : imm8
immediate32 to qwordregister	0100 100B 1000 0001 : 11 011 qwordreg : imm32
immediate8 to qwordregister	0100 100B 1000 0011 : 11 011 qwordreg : imm8
immediate to AL, AX, or EAX	0100 000B 0001 110w : imm
immediate32 to RAL	0100 1000 0001 1101 : imm32
immediate to memory	0100 00XB 1000 00sw : mod 011 r/m : imm
immediate8 to memory8	0100 00XB 1000 0000 : mod 011 r/m : imm8
immediate32 to memory64	0100 10XB 1000 0001 : mod 011 r/m : imm32

Instruction and Format	Encoding
immediate8 to memory64	0100 10XB 1000 0011 : mod 011 r/m : imm8
SCAS/SCASB/SCASW/SCASD - Scan String	
scan string	1010 111w
scan string (compare AL with byte at RDI)	0100 1000 1010 1110
scan string (compare RAX with qword at RDI)	0100 1000 1010 1111
SETcc – Byte Set on Condition	
register	0100 000B 0000 1111 : 1001 tttn : 11 000 reg
register	0100 0000 0000 1111 : 1001 tttn : 11 000 reg
memory	0100 00XB 0000 1111 : 1001 tttn : mod 000 r/m
memory	0100 0000 0000 1111 : 1001 tttn : mod 000 r/m
SGDT – Store Global Descriptor Table Register	0000 1111 : 0000 0001 : mod <sup>A</sup> 000 r/m
SHL – Shift Left	
register by 1	0100 000B 1101 000w : 11 100 reg
byteregister by 1	0100 000B 1101 0000 : 11 100 bytereg
qwordregister by 1	0100 100B 1101 0001 : 11 100 qwordreg
memory by 1	0100 00XB 1101 000w : mod 100 r/m
memory8 by 1	0100 00XB 1101 0000 : mod 100 r/m
memory64 by 1	0100 10XB 1101 0001 : mod 100 r/m
register by CL	0100 000B 1101 001w : 11 100 reg
byteregister by CL	0100 000B 1101 0010 : 11 100 bytereg
qwordregister by CL	0100 100B 1101 0011 : 11 100 qwordreg
memory by CL	0100 00XB 1101 001w : mod 100 r/m
memory8 by CL	0100 00XB 1101 0010 : mod 100 r/m
memory64 by CL	0100 10XB 1101 0011 : mod 100 r/m
register by immediate count	0100 000B 1100 000w : 11 100 reg : imm8
byteregister by immediate count	0100 000B 1100 0000 : 11 100 bytereg : imm8

Table B-15.	6. General Purpose Instruction Formats and Encodings	
	for 64-Bit Mode (	Contd.)

Instruction and Format	Encoding	
quadregister by immediate count	0100 100B 1100 0001 : 11 100 quadreg : imm8	
memory by immediate count	0100 00XB 1100 000w : mod 100 r/m : imm8	
memory8 by immediate count	0100 00XB 1100 0000 : mod 100 r/m : imm8	
memory64 by immediate count	0100 10XB 1100 0001 : mod 100 r/m : imm8	
SHLD – Double Precision Shift Left		
register by immediate count	0100 0R0B 0000 1111 : 1010 0100 : 11 reg2 reg1 : imm8	
qwordregister by immediate8	0100 1R0B 0000 1111 : 1010 0100 : 11 qworddreg2 qwordreg1 : imm8	
memory by immediate count	0100 0RXB 0000 1111 : 1010 0100 : mod reg r/m : imm8	
memory64 by immediate8	0100 1RXB 0000 1111 : 1010 0100 : mod qwordreg r/m : imm8	
register by CL	0100 0R0B 0000 1111 : 1010 0101 : 11 reg2 reg1	
quadregister by CL	0100 1R0B 0000 1111 : 1010 0101 : 11 quadreg2 quadreg1	
memory by CL	0100 00XB 0000 1111 : 1010 0101 : mod reg r/m	
memory64 by CL	0100 1RXB 0000 1111 : 1010 0101 : mod quadreg r/m	
SHR – Shift Right		
register by 1	0100 000B 1101 000w : 11 101 reg	
byteregister by 1	0100 000B 1101 0000 : 11 101 bytereg	
qwordregister by 1	0100 100B 1101 0001 : 11 101 qwordreg	
memory by 1	0100 00XB 1101 000w : mod 101 r/m	
memory8 by 1	0100 00XB 1101 0000 : mod 101 r/m	
memory64 by 1	0100 10XB 1101 0001 : mod 101 r/m	
register by CL	0100 000B 1101 001w : 11 101 reg	
byteregister by CL	0100 000B 1101 0010 : 11 101 bytereg	
qwordregister by CL	0100 100B 1101 0011 : 11 101 qwordreg	

Instruction and Format	Encoding
memory by CL	0100 00XB 1101 001w : mod 101 r/m
memory8 by CL	0100 00XB 1101 0010 : mod 101 r/m
memory64 by CL	0100 10XB 1101 0011 : mod 101 r/m
register by immediate count	0100 000B 1100 000w : 11 101 reg : imm8
byteregister by immediate count	0100 000B 1100 0000 : 11 101 reg : imm8
qwordregister by immediate count	0100 100B 1100 0001 : 11 101 reg : imm8
memory by immediate count	0100 00XB 1100 000w : mod 101 r/m : imm8
memory8 by immediate count	0100 00XB 1100 0000 : mod 101 r/m : imm8
memory64 by immediate count	0100 10XB 1100 0001 : mod 101 r/m : imm8
SHRD – Double Precision Shift Right	
register by immediate count	0100 0R0B 0000 1111 : 1010 1100 : 11 reg2 reg1 : imm8
qwordregister by immediate8	0100 1R0B 0000 1111 : 1010 1100 : 11 qwordreg2 qwordreg1 : imm8
memory by immediate count	0100 00XB 0000 1111 : 1010 1100 : mod reg r/m : imm8
memory64 by immediate8	0100 1RXB 0000 1111 : 1010 1100 : mod qwordreg r/m : imm8
register by CL	0100 000B 0000 1111 : 1010 1101 : 11 reg2 reg1
qwordregister by CL	0100 1R0B 0000 1111 : 1010 1101 : 11 qwordreg2 qwordreg1
memory by CL	0000 1111 : 1010 1101 : mod reg r/m
memory64 by CL	0100 1RXB 0000 1111 : 1010 1101 : mod qwordreg r/m
SIDT – Store Interrupt Descriptor Table Register	0000 1111 : 0000 0001 : mod <sup>A</sup> 001 r/m
SLDT – Store Local Descriptor Table Register	
to register	0100 000B 0000 1111 : 0000 0000 : 11 000 reg
to memory	0100 00XB 0000 1111 : 0000 0000 : mod 000 r/m

Instruction and Format	Encoding
SMSW – Store Machine Status Word	
to register	0100 000B 0000 1111 : 0000 0001 : 11 100 reg
to memory	0100 00XB 0000 1111 : 0000 0001 : mod 100 r/m
STC – Set Carry Flag	1111 1001
STD – Set Direction Flag	1111 1101
STI – Set Interrupt Flag	1111 1011
STOS/STOSB/STOSW/STOSD/STOSQ - Store String Data	
store string data	1010 101w
store string data (RAX at address RDI)	0100 1000 1010 1011
STR – Store Task Register	
to register	0100 000B 0000 1111 : 0000 0000 : 11 001 reg
to memory	0100 00XB 0000 1111 : 0000 0000 : mod 001 r/m
SUB – Integer Subtraction	
register1 from register2	0100 0R0B 0010 100w : 11 reg1 reg2
byteregister1 from byteregister2	0100 0R0B 0010 1000 : 11 bytereg1 bytereg2
qwordregister1 from qwordregister2	0100 1R0B 0010 1000 : 11 qwordreg1 qwordreg2
register2 from register1	0100 0R0B 0010 101w : 11 reg1 reg2
byteregister2 from byteregister1	0100 0R0B 0010 1010 : 11 bytereg1 bytereg2
qwordregister2 from qwordregister1	0100 1R0B 0010 1011 : 11 qwordreg1 qwordreg2
memory from register	0100 00XB 0010 101w : mod reg r/m
memory8 from byteregister	0100 0RXB 0010 1010 : mod bytereg r/m
memory64 from qwordregister	0100 1RXB 0010 1011 : mod qwordreg r/m
register from memory	0100 0RXB 0010 100w : mod reg r/m

Instruction and Format	Encoding
byteregister from memory8	0100 0RXB 0010 1000 : mod bytereg r/m
qwordregister from memory8	0100 1RXB 0010 1000 : mod qwordreg r/m
immediate from register	0100 000B 1000 00sw : 11 101 reg : imm
immediate8 from byteregister	0100 000B 1000 0000 : 11 101 bytereg : imm8
immediate32 from qwordregister	0100 100B 1000 0001 : 11 101 qwordreg : imm32
immediate8 from qwordregister	0100 100B 1000 0011 : 11 101 qwordreg : imm8
immediate from AL, AX, or EAX	0100 000B 0010 110w : imm
immediate32 from RAX	0100 1000 0010 1101 : imm32
immediate from memory	0100 00XB 1000 00sw : mod 101 r/m : imm
immediate8 from memory8	0100 00XB 1000 0000 : mod 101 r/m : imm8
immediate32 from memory64	0100 10XB 1000 0001 : mod 101 r/m : imm32
immediate8 from memory64	0100 10XB 1000 0011 : mod 101 r/m : imm8
SWAPGS – Swap GS Base Register	
GS base register value for value in MSR C0000102H	0000 1111 0000 0001 [this one incomplete]
SYSCALL – Fast System Call	
fast call to privilege level 0 system procedures	0000 1111 0000 0101
SYSRET – Return From Fast System Call	
return from fast system call	0000 1111 0000 0111
TEST – Logical Compare	
register1 and register2	0100 0R0B 1000 010w : 11 reg1 reg2
byteregister1 and byteregister2	0100 0R0B 1000 0100 : 11 bytereg1 bytereg2
qwordregister1 and qwordregister2	0100 1R0B 1000 0101 : 11 qwordreg1 qwordreg2
memory and register	0100 0R0B 1000 010w : mod reg r/m
memory8 and byteregister	0100 0RXB 1000 0100 : mod bytereg r/m
memory64 and qwordregister	0100 1RXB 1000 0101 : mod qwordreg r/m
immediate and register	0100 000B 1111 011w : 11 000 reg : imm

Table B-15. General Purpose Instruction Formats and	l Encodings
for 64-Bit Mode (Contd.)	

Instruction and Format Encoding		
	-	
immediate8 and byteregister	0100 000B 1111 0110 : 11 000 bytereg : imm8	
immediate32 and qwordregister	0100 100B 1111 0111 : 11 000 bytereg : imm8	
immediate and AL, AX, or EAX	0100 000B 1010 100w : imm	
immediate32 and RAX	0100 1000 1010 1001 : imm32	
immediate and memory	0100 00XB 1111 011w : mod 000 r/m : imm	
immediate8 and memory8	0100 1000 1111 0110 : mod 000 r/m : imm8	
immediate32 and memory64	0100 1000 1111 0111 : mod 000 r/m : imm32	
UD2 - Undefined instruction	0000 FFFF : 0000 1011	
VERR - Verify a Segment for Reading		
register	0100 000B 0000 1111 : 0000 0000 : 11 100 reg	
memory	0100 00XB 0000 1111 : 0000 0000 : mod 100 r/m	
VERW – Verify a Segment for Writing		
register	0100 000B 0000 1111 : 0000 0000 : 11 101 reg	
memory	0100 00XB 0000 1111 : 0000 0000 : mod 101 r/m	
WAIT - Wait	1001 1011	
WBINVD – Writeback and Invalidate Data Cache	0000 1111 : 0000 1001	
WRMSR – Write to Model-Specific Register		
write EDX:EAX to ECX specified MSR	0000 1111 : 0011 0000	
write RDX[31:0]:RAX[31:0] to RCX specified MSR	0100 1000 0000 1111 : 0011 0000	
XADD – Exchange and Add		
register1, register2	0100 0R0B 0000 1111 : 1100 000w : 11 reg2 reg1	
byteregister1, byteregister2	0100 0R0B 0000 1111 : 1100 0000 : 11 bytereg2 bytereg1	
qwordregister1, qwordregister2	0100 0R0B 0000 1111 : 1100 0001 : 11 qwordreg2 qwordreg1	

Instruction and Format	Encoding
memory, register	0100 0RXB 0000 1111 : 1100 000w : mod reg r/m
memory8, bytereg	0100 1RXB 0000 1111 : 1100 0000 : mod bytereg r/m
memory64, qwordreg	0100 1RXB 0000 1111 : 1100 0001 : mod qwordreg r/m
XCHG - Exchange Register/Memory with Register	
register1 with register2	1000 011w : 11 reg1 reg2
AX or EAX with register	1001 0 reg
memory with register	1000 011w : mod reg r/m
XLAT/XLATB - Table Look-up Translation	
AL to byte DS:[(E)BX + unsigned AL]	1101 0111
AL to byte DS:[RBX + unsigned AL]	0100 1000 1101 0111
XOR – Logical Exclusive OR	
register1 to register2	0100 0RXB 0011 000w : 11 reg1 reg2
byteregister1 to byteregister2	0100 0R0B 0011 0000 : 11 bytereg1 bytereg2
qwordregister1 to qwordregister2	0100 1R0B 0011 0001 : 11 qwordreg1 qwordreg2
register2 to register1	0100 0R0B 0011 001w : 11 reg1 reg2
byteregister2 to byteregister1	0100 0R0B 0011 0010 : 11 bytereg1 bytereg2
qwordregister2 to qwordregister1	0100 1R0B 0011 0011 : 11 qwordreg1 qwordreg2
memory to register	0100 0RXB 0011 001w : mod reg r/m
memory8 to byteregister	0100 0RXB 0011 0010 : mod bytereg r/m
memory64 to qwordregister	0100 1RXB 0011 0011 : mod qwordreg r/m
register to memory	0100 0RXB 0011 000w : mod reg r/m
byteregister to memory8	0100 0RXB 0011 0000 : mod bytereg r/m
qwordregister to memory8	0100 1RXB 0011 0001 : mod qwordreg r/m
immediate to register	0100 000B 1000 00sw : 11 110 reg : imm

Table B-15. General Purpose Instruction Formats and Encodings	
for 64-Bit Mode (Contd.)	

Instruction and Format	Encoding
immediate8 to byteregister	0100 000B 1000 0000 : 11 110 bytereg : imm8
immediate32 to qwordregister	0100 100B 1000 0001 : 11 110 qwordreg : imm32
immediate8 to qwordregister	0100 100B 1000 0011 : 11 110 qwordreg : imm8
immediate to AL, AX, or EAX	0100 000B 0011 010w : imm
immediate to RAX	0100 1000 0011 0101 : immediate data
immediate to memory	0100 00XB 1000 00sw : mod 110 r/m : imm
immediate8 to memory8	0100 00XB 1000 0000 : mod 110 r/m : imm8
immediate32 to memory64	0100 10XB 1000 0001 : mod 110 r/m : imm32
immediate8 to memory64	0100 10XB 1000 0011 : mod 110 r/m : imm8
Prefix Bytes	
address size	0110 0111
LOCK	1111 0000
operand size	0110 0110
CS segment override	0010 1110
DS segment override	0011 1110
ES segment override	0010 0110
FS segment override	0110 0100
GS segment override	0110 0101
SS segment override	0011 0110

## B.3 PENTIUM® PROCESSOR FAMILY INSTRUCTION FORMATS AND ENCODINGS

The following table shows formats and encodings introduced by the Pentium processor family.

## Table B-16. Pentium Processor Family Instruction Formats and Encodings, Non-64-Bit Modes

Instruction and Format	Encoding
CMPXCHG8B – Compare and Exchange 8 Bytes	
EDX:EAX with memory64	0000 1111 : 1100 0111 : mod 001 r/m

#### Table B-17. Pentium Processor Family Instruction Formats and Encodings, 64-Bit Mode

Instruction and Format	Encoding
CMPXCHG8B/CMPXCHG16B - Compare and Exchange Bytes	
EDX:EAX with memory64	0000 1111 : 1100 0111 : mod 001 r/m
RDX:RAX with memory128	0100 10XB 0000 1111 : 1100 0111 : mod 001 r/m

# B.4 64-BIT MODE INSTRUCTION ENCODINGS FOR SIMD INSTRUCTION EXTENSIONS

Non-64-bit mode instruction encodings for MMX Technology, SSE, SSE2, and SSE3 are covered by applying these rules to Table B-19 through Table B-30. Table B-32 lists special encodings (instructions that do not follow the rules below).

- 1. The REX instruction has no effect:
  - On immediates
  - If both operands are MMX registers
  - On MMX registers and XMM registers
  - If an MMX register is encoded in the reg field of the ModR/M byte
- 2. If a memory operand is encoded in the r/m field of the ModR/M byte, REX.X and REX.B may be used for encoding the memory operand.
- 3. If a general-purpose register is encoded in the r/m field of the ModR/M byte, REX.B may be used for register encoding and REX.W may be used to encode the 64-bit operand size.
- 4. If an XMM register operand is encoded in the reg field of the ModR/M byte, REX.R may be used for register encoding. If an XMM register operand is encoded in the r/m field of the ModR/M byte, REX.B may be used for register encoding.

## **B.5** MMX INSTRUCTION FORMATS AND ENCODINGS

MMX instructions, except the EMMS instruction, use a format similar to the 2-byte Intel Architecture integer format. Details of subfield encodings within these formats are presented below.

## B.5.1 Granularity Field (gg)

The granularity field (gg) indicates the size of the packed operands that the instruction is operating on. When this field is used, it is located in bits 1 and 0 of the second opcode byte. Table B-18 shows the encoding of the gg field.

99	Granularity of Data
00	Packed Bytes
01	Packed Words
10	Packed Doublewords
11	Quadword

#### Table B-18. Encoding of Granularity of Data Field (gg)

## B.5.2 MMX Technology and General-Purpose Register Fields (mmxreg and reg)

When MMX technology registers (mmxreg) are used as operands, they are encoded in the ModR/M byte in the reg field (bits 5, 4, and 3) and/or the R/M field (bits 2, 1, and 0).

If an MMX instruction operates on a general-purpose register (reg), the register is encoded in the R/M field of the ModR/M byte.

## B.5.3 MMX Instruction Formats and Encodings Table

Table B-19 shows the formats and encodings of the integer instructions.

Instruction and Format	Encoding
EMMS – Empty MMX technology state	0000 1111:01110111
MOVD – Move doubleword	
reg to mmreg	0000 1111:0110 1110: 11 mmxreg reg
reg from mmxreg	0000 1111:0111 1110: 11 mmxreg reg
mem to mmxreg	0000 1111:0110 1110: mod mmxreg r/m
mem from mmxreg	0000 1111:0111 1110: mod mmxreg r/m
MOVQ – Move quadword	
mmxreg2 to mmxreg1	0000 1111:0110 1111: 11 mmxreg1 mmxreg2
mmxreg2 from mmxreg1	0000 1111:0111 1111: 11 mmxreg1 mmxreg2
mem to mmxreg	0000 1111:0110 1111: mod mmxreg r/m
mem from mmxreg	0000 1111:0111 1111: mod mmxreg r/m
PACKSSDW <sup>1</sup> – Pack dword to word data (signed with saturation)	
mmxreg2 to mmxreg1	0000 1111:0110 1011: 11 mmxreg1 mmxreg2
memory to mmxreg	0000 1111:0110 1011: mod mmxreg r/m
PACKSSWB <sup>1</sup> – Pack word to byte data (signed with saturation)	
mmxreg2 to mmxreg1	0000 1111:0110 0011: 11 mmxreg1 mmxreg2
memory to mmxreg	0000 1111:0110 0011: mod mmxreg r/m
PACKUSWB <sup>1</sup> – Pack word to byte data (unsigned with saturation)	
mmxreg2 to mmxreg1	0000 1111:0110 0111: 11 mmxreg1 mmxreg2

Table B-19. MMX Instruction Formats and Encodings

Instruction and Format	Encoding
memory to mmxreq	0000 1111:0110 0111: mod mmxreq r/m
, ,	
PADD - Add with wrap-around	
mmxreg2 to mmxreg1	0000 1111: 1111 11gg: 11 mmxreg1 mmxreg2
memory to mmxreg	0000 1111: 1111 11gg: mod mmxreg r/m
PADDS – Add signed with saturation	
mmxreg2 to mmxreg1	0000 1111: 1110 11gg: 11 mmxreg1 mmxreg2
memory to mmxreg	0000 1111: 1110 11gg: mod mmxreg r/m
PADDUS - Add unsigned with saturation	
mmxreg2 to mmxreg1	0000 1111: 1101 11gg: 11 mmxreg1 mmxreg2
memory to mmxreg	0000 1111: 1101 11gg: mod mmxreg r/m
PAND – Bitwise And	
mmxreg2 to mmxreg1	0000 1111:1101 1011: 11 mmxreg1 mmxreg2
memory to mmxreg	0000 1111:1101 1011: mod mmxreg r/m
PANDN – Bitwise AndNot	
mmxreg2 to mmxreg1	0000 1111:1101 1111: 11 mmxreg1 mmxreg2
memory to mmxreg	0000 1111:1101 1111: mod mmxreg r/m
PCMPEQ – Packed compare for equality	
mmxreg1 with mmxreg2	0000 1111:0111 01gg: 11 mmxreg1 mmxreg2
mmxreg with memory	0000 1111:0111 01gg: mod mmxreg r/m
PCMPGT – Packed compare greater (signed)	
mmxreg1 with mmxreg2	0000 1111:0110 01gg: 11 mmxreg1 mmxreg2
mmxreg with memory	0000 1111:0110 01gg: mod mmxreg r/m
PMADDWD - Packed multiply add	
mmxreg2 to mmxreg1	0000 1111:1111 0101: 11 mmxreg1 mmxreg2
memory to mmxreg	0000 1111:1111 0101: mod mmxreg r/m
PMULHUW – Packed multiplication, store high word (unsigned)	
mmxreg2 to mmxreg1	0000 1111: 1110 0100: 11 mmxreg1 mmxreg2
memory to mmxreg	0000 1111: 1110 0100: mod mmxreg r/m

## Table B-19. MMX Instruction Formats and Encodings (Contd.)

Instruction and Format	Encoding
	Cheoding
PMULHW – Packed multiplication, store high word	
mmxreg2 to mmxreg1	0000 1111:1110 0101: 11 mmxreg1 mmxreg2
memory to mmxreg	0000 1111:1110 0101: mod mmxreg r/m
PMULLW – Packed multiplication, store low word	
mmxreg2 to mmxreg1	0000 1111:1101 0101: 11 mmxreg1 mmxreg2
memory to mmxreg	0000 1111:1101 0101: mod mmxreg r/m
POR - Bitwise Or	
mmxreg2 to mmxreg1	0000 1111:1110 1011: 11 mmxreg1 mmxreg2
memory to mmxreg	0000 1111:1110 1011: mod mmxreg r/m
PSLL <sup>2</sup> – Packed shift left logical	
mmxreg1 by mmxreg2	0000 1111:1111 00gg: 11 mmxreg1 mmxreg2
mmxreg by memory	0000 1111:1111 00gg: mod mmxreg r/m
mmxreg by immediate	0000 1111:0111 00gg: 11 110 mmxreg: imm8 data
PSRA <sup>2</sup> – Packed shift right arithmetic	
mmxreg1 by mmxreg2	0000 1111:1110 00gg: 11 mmxreg1 mmxreg2
mmxreg by memory	0000 1111:1110 00gg: mod mmxreg r/m
mmxreg by immediate	0000 1111:0111 00gg: 11 100 mmxreg: imm8 data
PSRL <sup>2</sup> – Packed shift right logical	
mmxreg1 by mmxreg2	0000 1111:1101 00gg: 11 mmxreg1 mmxreg2
mmxreg by memory	0000 1111:1101 00gg: mod mmxreg r/m
mmxreg by immediate	0000 1111:0111 00gg: 11 010 mmxreg: imm8 data
PSUB - Subtract with wrap-around	
mmxreg2 from mmxreg1	0000 1111:1111 10gg: 11 mmxreg1 mmxreg2
memory from mmxreg	0000 1111:1111 10gg: mod mmxreg r/m
PSUBS – Subtract signed with saturation	
mmxreg2 from mmxreg1	0000 1111:1110 10gg: 11 mmxreg1 mmxreg2
memory from mmxreg	0000 1111:1110 10gg: mod mmxreg r/m

## Table B-19. MMX Instruction Formats and Encodings (Contd.)

Instruction and Format	Encoding
PSUBUS – Subtract unsigned with saturation	
mmxreg2 from mmxreg1	0000 1111:1101 10gg: 11 mmxreg1 mmxreg2
memory from mmxreg	0000 1111:1101 10gg: mod mmxreg r/m
PUNPCKH – Unpack high data to next larger type	
mmxreg2 to mmxreg1	0000 1111:0110 10gg: 11 mmxreg1 mmxreg2
memory to mmxreg	0000 1111:0110 10gg: mod mmxreg r/m
PUNPCKL – Unpack low data to next larger type	
mmxreg2 to mmxreg1	0000 1111:0110 00gg: 11 mmxreg1 mmxreg2
memory to mmxreg	0000 1111:0110 00gg: mod mmxreg r/m
PXOR – Bitwise Xor	
mmxreg2 to mmxreg1	0000 1111:1110 1111: 11 mmxreg1 mmxreg2
memory to mmxreg	0000 1111:1110 1111: mod mmxreg r/m

### Table B-19. MMX Instruction Formats and Encodings (Contd.)

#### NOTES:

- 1. The pack instructions perform saturation from signed packed data of one type to signed or unsigned data of the next smaller type.
- 2. The format of the shift instructions has one additional format to support shifting by immediate shift-counts. The shift operations are not supported equally for all data types.

# B.6 P6 FAMILY INSTRUCTION FORMATS AND ENCODINGS

Table B-20 shows the formats and encodings for several instructions that were introduced into the IA-32 architecture in the P6 family processors.

Instruction and Format	Encoding
CMOVcc – Conditional Move	
register2 to register1	0000 1111: 0100 tttn : 11 reg1 reg2
memory to register	0000 1111 : 0100 tttn : mod reg r/m
FCMOVcc – Conditional Move on EFLAG Register Condition Codes	
move if below (B)	11011 010 : 11 000 ST(i)
move if equal (E)	11011 010 : 11 001 ST(i)
move if below or equal (BE)	11011 010 : 11 010 ST(i)
move if unordered (U)	11011 010 : 11 011 ST(i)
move if not below (NB)	11011 011 : 11 000 ST(i)
move if not equal (NE)	11011 011 : 11 001 ST(i)
move if not below or equal (NBE)	11011 011 : 11 010 ST(i)
move if not unordered (NU)	11011 011 : 11 011 ST(i)
FCOMI - Compare Real and Set EFLAGS	11011 011 : 11 110 ST(i)
FXRSTOR – Restore x87 FPU, MMX, SSE, and SSE2 State $^{\rm 7}$	0000 1111:1010 1110: mod <sup>A</sup> 001 r/m
FXSAVE – Save x87 FPU, MMX, SSE, and SSE2 State $^{\rm 7}$	0000 1111:1010 1110: mod <sup>A</sup> 000 г/m
SYSENTER – Fast System Call	0000 1111:0011 0100
SYSEXIT – Fast Return from Fast System Call	0000 1111:0011 0101

### Table B-20. Formats and Encodings of P6 Family Instructions

NOTES:

1. For FXSAVE and FXRSTOR, "mod = 11" is reserved.

## **B.7** SSE INSTRUCTION FORMATS AND ENCODINGS

The SSE instructions use the ModR/M format and are preceded by the OFH prefix byte. In general, operations are not duplicated to provide two directions (that is, separate load and store variants).

The following three tables (Tables B-21, B-22, and B-23) show the formats and encodings for the SSE SIMD floating-point, SIMD integer, and cacheability and memory ordering instructions, respectively. Some SSE instructions require a mandatory prefix (66H, F2H, F3H) as part of the two-byte opcode. Mandatory prefixes are included in the tables.

Instruction and Format	Encoding
ADDPS—Add Packed Single-Precision Floating-Point Values	
xmmreg to xmmreg	0000 1111:0101 1000:11 xmmreg1 xmmreg2
mem to xmmreg	0000 1111:0101 1000: mod xmmreg r/m
ADDSS—Add Scalar Single-Precision Floating-Point Values	
xmmreg to xmmreg	1111 0011:0000 1111:01011000:11 xmmreg1 xmmreg2
mem to xmmreg	1111 0011:0000 1111:01011000: mod xmmreg r/m
ANDNPS—Bitwise Logical AND NOT of Packed Single-Precision Floating-Point Values	
xmmreg to xmmreg	0000 1111:0101 0101:11 xmmreg1 xmmreg2
mem to xmmreg	0000 1111:0101 0101: mod xmmreg r/m
ANDPS—Bitwise Logical AND of Packed Single-Precision Floating-Point Values	
xmmreg to xmmreg	0000 1111:0101 0100:11 xmmreg1 xmmreg2
mem to xmmreg	0000 1111:0101 0100: mod xmmreg r/m
CMPPS—Compare Packed Single- Precision Floating-Point Values	
xmmreg to xmmreg, imm8	0000 1111:1100 0010:11 xmmreg1 xmmreg2: imm8
mem to xmmreg, imm8	0000 1111:1100 0010: mod xmmreg r/m: imm8
CMPSS—Compare Scalar Single- Precision Floating-Point Values	
xmmreg to xmmreg, imm8	1111 0011:0000 1111:1100 0010:11 xmmreg1 xmmreg2: imm8

#### Table B-21. Formats and Encodings of SSE Floating-Point Instructions

Instruction and Format	Encoding
mem to xmmreg, imm8	1111 0011:0000 1111:1100 0010: mod xmmreg r/m: imm8
COMISS—Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS	
xmmreg to xmmreg	0000 1111:0010 1111:11 xmmreg1 xmmreg2
mem to xmmreg	0000 1111:0010 1111: mod xmmreg r/m
CVTPI2PS—Convert Packed Doubleword Integers to Packed Single-Precision Floating-Point Values	
mmreg to xmmreg	0000 1111:0010 1010:11 xmmreg1 mmreg1
mem to xmmreg	0000 1111:0010 1010: mod xmmreg r/m
CVTPS2PI—Convert Packed Single- Precision Floating-Point Values to Packed Doubleword Integers	
xmmreg to mmreg	0000 1111:0010 1101:11 mmreg1 xmmreg1
mem to mmreg	0000 1111:0010 1101: mod mmreg r/m
CVTSI2SS—Convert Doubleword Integer to Scalar Single-Precision Floating-Point Value	
r32 to xmmreg1	1111 0011:0000 1111:00101010:11 xmmreg r32
mem to xmmreg	1111 0011:0000 1111:00101010: mod xmmreg r/m
CVTSS2SI—Convert Scalar Single- Precision Floating-Point Value to Doubleword Integer	
xmmreg to r32	1111 0011:0000 1111:0010 1101:11 r32 xmmreg
mem to r32	1111 0011:0000 1111:0010 1101: mod r32 r/m
CVTTPS2PI—Convert with Truncation Packed Single-Precision Floating-Point Values to Packed Doubleword Integers	
xmmreg to mmreg	0000 1111:0010 1100:11 mmreg1 xmmreg1
mem to mmreg	0000 1111:0010 1100: mod mmreg r/m
CVTTSS2SI—Convert with Truncation Scalar Single-Precision Floating-Point Value to Doubleword Integer	
xmmreg to r32	1111 0011:0000 1111:0010 1100:11 r32 xmmreg1

Table B-21.	Formats and Encodings of	SSE Floating-Point Instruction	ons (Contd.)

Instruction and Format	Encoding
mem to r32	1111 0011:0000 1111:0010 1100: mod r32 r/m
DIVPS—Divide Packed Single-Precision Floating-Point Values	
xmmreg to xmmreg	0000 1111:0101 1110:11 xmmreg1 xmmreg2
mem to xmmreg	0000 1111:0101 1110: mod xmmreg r/m
DIVSS—Divide Scalar Single-Precision Floating-Point Values	
xmmreg to xmmreg	1111 0011:0000 1111:0101 1110:11 xmmreg1 xmmreg2
mem to xmmreg	1111 0011:0000 1111:0101 1110: mod xmmreg r/m
LDMXCSR—Load MXCSR Register State	
m32 to MXCSR	0000 1111:1010 1110:mod <sup>A</sup> 010 mem
MAXPS—Return Maximum Packed Single-Precision Floating-Point Values	
xmmreg to xmmreg	0000 1111:0101 1111:11 xmmreg1 xmmreg2
mem to xmmreg	0000 1111:0101 1111: mod xmmreg r/m
MAXSS—Return Maximum Scalar Double-Precision Floating-Point Value	
xmmreg to xmmreg	1111 0011:0000 1111:0101 1111:11 xmmreg1 xmmreg2
mem to xmmreg	1111 0011:0000 1111:0101 1111: mod xmmreg r/m
MINPS—Return Minimum Packed Double-Precision Floating-Point Values	
xmmreg to xmmreg	0000 1111:0101 1101:11 xmmreg1 xmmreg2
mem to xmmreg	0000 1111:0101 1101: mod xmmreg r/m
MINSS—Return Minimum Scalar Double- Precision Floating-Point Value	
xmmreg to xmmreg	1111 0011:0000 1111:0101 1101:11 xmmreg1 xmmreg2
mem to xmmreg	1111 0011:0000 1111:0101 1101: mod xmmreg r/m

Instruction and Format	Encoding
MOVAPS—Move Aligned Packed Single-Precision Floating-Point Values	
xmmreg2 to xmmreg1	0000 1111:0010 1000:11 xmmreg2 xmmreg1
mem to xmmreg1	0000 1111:0010 1000: mod xmmreg r/m
xmmreg1 to xmmreg2	0000 1111:0010 1001:11 xmmreg1 xmmreg2
xmmreg1 to mem	0000 1111:0010 1001: mod xmmreg r/m
MOVHLPS—Move Packed Single- Precision Floating-Point Values High to Low	
xmmreg to xmmreg	0000 1111:0001 0010:11 xmmreg1 xmmreg2
MOVHPS—Move High Packed Single- Precision Floating-Point Values	
mem to xmmreg	0000 1111:0001 0110: mod xmmreg r/m
xmmreg to mem	0000 1111:0001 0111: mod xmmreg r/m
MOVLHPS—Move Packed Single- Precision Floating-Point Values Low to High	
xmmreg to xmmreg	0000 1111:00010110:11 xmmreg1 xmmreg2
MOVLPS—Move Low Packed Single- Precision Floating-Point Values	
mem to xmmreg	0000 1111:0001 0010: mod xmmreg r/m
xmmreg to mem	0000 1111:0001 0011: mod xmmreg r/m
MOVMSKPS—Extract Packed Single- Precision Floating-Point Sign Mask	
xmmreg to r32	0000 1111:0101 0000:11 r32 xmmreg
MOVSS—Move Scalar Single-Precision Floating-Point Values	
xmmreg2 to xmmreg1	1111 0011:0000 1111:0001 0000:11 xmmreg2 xmmreg1
mem to xmmreg1	1111 0011:0000 1111:0001 0000: mod xmmreg r/m
xmmreg1 to xmmreg2	1111 0011:0000 1111:0001 0001:11 xmmreg1 xmmreg2
xmmreg1 to mem	1111 0011:0000 1111:0001 0001: mod xmmreg r/m

Instruction and Format	Encoding
MOVUPS—Move Unaligned Packed Single-Precision Floating-Point Values	
xmmreg2 to xmmreg1	0000 1111:0001 0000:11 xmmreg2 xmmreg1
mem to xmmreg1	0000 1111:0001 0000: mod xmmreg r/m
xmmreg1 to xmmreg2	0000 1111:0001 0001:11 xmmreg1 xmmreg2
xmmreg1 to mem	0000 1111:0001 0001: mod xmmreg r/m
MULPS—Multiply Packed Single- Precision Floating-Point Values	
xmmreg to xmmreg	0000 1111:0101 1001:11 xmmreg1 xmmreg2
mem to xmmreg	0000 1111:0101 1001: mod xmmreg rm
MULSS—Multiply Scalar Single-Precision Floating-Point Values	
xmmreg to xmmreg	1111 0011:0000 1111:0101 1001:11 xmmreg1 xmmreg2
mem to xmmreg	1111 0011:0000 1111:0101 1001: mod xmmreg r/m
ORPS—Bitwise Logical OR of Single- Precision Floating-Point Values	
xmmreg to xmmreg	0000 1111:0101 0110:11 xmmreg1 xmmreg2
mem to xmmreg	0000 1111:0101 0110 mod xmmreg r/m
RCPPS—Compute Reciprocals of Packed Single-Precision Floating-Point Values	
xmmreg to xmmreg	0000 1111:0101 0011:11 xmmreg1 xmmreg2
mem to xmmreg	0000 1111:0101 0011: mod xmmreg r/m
RCPSS—Compute Reciprocals of Scalar Single-Precision Floating-Point Value	
xmmreg to xmmreg	1111 0011:0000 1111:01010011:11 xmmreg1 xmmreg2
mem to xmmreg	1111 0011:0000 1111:01010011: mod xmmreg r/m
RSQRTPS—Compute Reciprocals of Square Roots of Packed Single- Precision Floating-Point Values	
xmmreg to xmmreg	0000 1111:0101 0010:11 xmmreg1 xmmreg2
mem to xmmreg	0000 1111:0101 0010 mode xmmreg r/m

Instruction and Format	Encoding
RSQRTSS—Compute Reciprocals of Square Roots of Scalar Single-Precision Floating-Point Value	
xmmreg to xmmreg	1111 0011:0000 1111:0101 0010:11 xmmreg1 xmmreg2
mem to xmmreg	1111 0011:0000 1111:0101 0010 mod xmmreg r/m
SHUFPS—Shuffle Packed Single- Precision Floating-Point Values	
xmmreg to xmmreg, imm8	0000 1111:1100 0110:11 xmmreg1 xmmreg2: imm8
mem to xmmreg, imm8	0000 1111:1100 0110: mod xmmreg r/m: imm8
SQRTPS—Compute Square Roots of Packed Single-Precision Floating-Point Values	
xmmreg to xmmreg	0000 1111:0101 0001:11 xmmreg1 xmmreg 2
mem to xmmreg	0000 1111:0101 0001 mod xmmreg r/m
SQRTSS—Compute Square Root of Scalar Single-Precision Floating-Point Value	
xmmreg to xmmreg	1111 0011:0000 1111:0101 0001:11 xmmreg1 xmmreg 2
mem to xmmreg	1111 0011:0000 1111:0101 0001:mod xmmreg r/m
STMXCSR—Store MXCSR Register State	
MXCSR to mem	0000 1111:1010 1110:mod <sup>A</sup> 011 mem
SUBPS—Subtract Packed Single- Precision Floating-Point Values	
xmmreg to xmmreg	0000 1111:0101 1100:11 xmmreg1 xmmreg2
mem to xmmreg	0000 1111:0101 1100:mod xmmreg r/m
SUBSS—Subtract Scalar Single- Precision Floating-Point Values	
xmmreg to xmmreg	1111 0011:0000 1111:0101 1100:11 xmmreg1 xmmreg2
mem to xmmreg	1111 0011:0000 1111:0101 1100:mod xmmreg r/m

Instruction and Format	Encoding
UCOMISS—Unordered Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS	
xmmreg to xmmreg	0000 1111:0010 1110:11 xmmreg1 xmmreg2
mem to xmmreg	0000 1111:0010 1110 mod xmmreg r/m
UNPCKHPS—Unpack and Interleave High Packed Single-Precision Floating- Point Values	
xmmreg to xmmreg	0000 1111:0001 0101:11 xmmreg1 xmmreg2
mem to xmmreg	0000 1111:0001 0101 mod xmmreg r/m
UNPCKLPS—Unpack and Interleave Low Packed Single-Precision Floating-Point Values	
xmmreg to xmmreg	0000 1111:0001 0100:11 xmmreg1 xmmreg2
mem to xmmreg	0000 1111:0001 0100 mod xmmreg r/m
XORPS—Bitwise Logical XOR of Single- Precision Floating-Point Values	
xmmreg to xmmreg	0000 1111:0101 0111:11 xmmreg1 xmmreg2
mem to xmmreg	0000 1111:0101 0111 mod xmmreg r/m

Instruction and Format	Encoding
PAVGB/PAVGW—Average Packed Integers	
mmreg to mmreg	0000 1111:1110 0000:11 mmreg1 mmreg2
	0000 1111:1110 0011:11 mmreg1 mmreg2
mem to mmreg	0000 1111:1110 0000 mod mmreg r/m
	0000 1111:1110 0011 mod mmreg r/m
PEXTRW—Extract Word	
mmreg to reg32, imm8	0000 1111:1100 0101:11 r32 mmreg: imm8
PINSRW—Insert Word	
reg32 to mmreg, imm8	0000 1111:1100 0100:11 mmreg r32: imm8
m16 to mmreg, imm8	0000 1111:1100 0100 mod mmreg r/m: imm8

Instruction and Format	Encoding
PMAXSW—Maximum of Packed Signed Word Integers	
mmreg to mmreg	0000 1111:1110 1110:11 mmreg1 mmreg2
mem to mmreg	0000 1111:1110 1110 mod mmreg r/m
PMAXUB—Maximum of Packed Unsigned Byte Integers	
mmreg to mmreg	0000 1111:1101 1110:11 mmreg1 mmreg2
mem to mmreg	0000 1111:1101 1110 mod mmreg r/m
PMINSW—Minimum of Packed Signed Word Integers	
mmreg to mmreg	0000 1111:1110 1010:11 mmreg1 mmreg2
mem to mmreg	0000 1111:1110 1010 mod mmreg r/m
PMINUB—Minimum of Packed Unsigned Byte Integers	
mmreg to mmreg	0000 1111:1101 1010:11 mmreg1 mmreg2
mem to mmreg	0000 1111:1101 1010 mod mmreg r/m
PMOVMSKB—Move Byte Mask To Integer	
mmreg to reg32	0000 1111:1101 0111:11 r32 mmreg
PMULHUW—Multiply Packed Unsigned Integers and Store High Result	
mmreg to mmreg	0000 1111:1110 0100:11 mmreg1 mmreg2
mem to mmreg	0000 1111:1110 0100 mod mmreg r/m
PSADBW—Compute Sum of Absolute Differences	
mmreg to mmreg	0000 1111:1111 0110:11 mmreg1 mmreg2
mem to mmreg	0000 1111:1111 0110 mod mmreg r/m
PSHUFW—Shuffle Packed Words	
mmreg to mmreg, imm8	0000 1111:0111 0000:11 mmreg1 mmreg2: imm8
mem to mmreg, imm8	0000 1111:0111 0000:11 mod mmreg r/m: imm8

## Table B-23. Format and Encoding of SSE Cacheability & Memory Ordering Instructions

Instruction and Format	Encoding
MASKMOVQ—Store Selected Bytes of Quadword	
mmreg to mmreg	0000 1111:1111 0111:11 mmreg1 mmreg2
MOVNTPS—Store Packed Single-Precision Floating- Point Values Using Non-Temporal Hint	
xmmreg to mem	0000 1111:0010 1011: mod xmmreg r/m
MOVNTQ—Store Quadword Using Non-Temporal Hint	
mmreg to mem	0000 1111:1110 0111: mod mmreg r/m
PREFETCHTO—Prefetch Temporal to All Cache Levels	0000 1111:0001 1000:mod <sup>A</sup> 001 mem
PREFETCHT1—Prefetch Temporal to First Level Cache	0000 1111:0001 1000:mod <sup>A</sup> 010 mem
PREFETCHT2—Prefetch Temporal to Second Level Cache	0000 1111:0001 1000:mod <sup>A</sup> 011 mem
PREFETCHNTA—Prefetch Non-Temporal to All Cache Levels	0000 1111:0001 1000:mod <sup>A</sup> 000 mem
SFENCE—Store Fence	0000 1111:1010 1110:11 111 000

## **B.8** SSE2 INSTRUCTION FORMATS AND ENCODINGS

The SSE2 instructions use the ModR/M format and are preceded by the OFH prefix byte. In general, operations are not duplicated to provide two directions (that is, separate load and store variants).

The following three tables show the formats and encodings for the SSE2 SIMD floating-point, SIMD integer, and cacheability instructions, respectively. Some SSE2 instructions require a mandatory prefix (66H, F2H, F3H) as part of the two-byte opcode. These prefixes are included in the tables.

#### B.8.1 Granularity Field (gg)

The granularity field (gg) indicates the size of the packed operands that the instruction is operating on. When this field is used, it is located in bits 1 and 0 of the second opcode byte. Table B-24 shows the encoding of this gg field.

99	Granularity of Data
00	Packed Bytes
01	Packed Words
10	Packed Doublewords
11	Quadword

#### Table B-24. Encoding of Granularity of Data Field (gg)

Instruction and Format	Encoding
ADDPD—Add Packed Double- Precision Floating-Point Values	
xmmreg to xmmreg	0110 0110:0000 1111:0101 1000:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0101 1000: mod xmmreg r/m
ADDSD—Add Scalar Double-Precision Floating-Point Values	
xmmreg to xmmreg	1111 0010:0000 1111:0101 1000:11 xmmreg1 xmmreg2
mem to xmmreg	1111 0010:0000 1111:0101 1000: mod xmmreg r/m
ANDNPD—Bitwise Logical AND NOT of Packed Double-Precision Floating- Point Values	
xmmreg to xmmreg	0110 0110:0000 1111:0101 0101:11 xmmreg1 xmmreg2

Instruction and Format	Encoding		
mem to xmmreg	0110 0110:0000 1111:0101 0101: mod xmmreg r/m		
ANDPD—Bitwise Logical AND of Packed Double-Precision Floating-Point Values			
xmmreg to xmmreg	0110 0110:0000 1111:0101 0100:11 xmmreg1 xmmreg2		
mem to xmmreg	0110 0110:0000 1111:0101 0100: mod xmmreg r/m		
CMPPD—Compare Packed Double- Precision Floating-Point Values			
xmmreg to xmmreg, imm8	0110 0110:0000 1111:1100 0010:11 xmmreg1 xmmreg2: imm8		
mem to xmmreg, imm8	0110 0110:0000 1111:1100 0010: mod xmmreg r/m: imm8		
CMPSD—Compare Scalar Double- Precision Floating-Point Values			
xmmreg to xmmreg, imm8	1111 0010:0000 1111:1100 0010:11 xmmreg1 xmmreg2: imm8		
mem to xmmreg, imm8	11110 010:0000 1111:1100 0010: mod xmmreg r/m: imm8		
COMISD—Compare Scalar Ordered Double-Precision Floating-Point Values and Set EFLAGS			
xmmreg to xmmreg	0110 0110:0000 1111:0010 1111:11 xmmreg1 xmmreg2		
mem to xmmreg	0110 0110:0000 1111:0010 1111: mod xmmreg r/m		
CVTPI2PD—Convert Packed Doubleword Integers to Packed Double-Precision Floating-Point Values			
mmreg to xmmreg	0110 0110:0000 1111:0010 1010:11 xmmreg1 mmreg1		
mem to xmmreg	0110 0110:0000 1111:0010 1010: mod xmmreg r/m		
CVTPD2PI—Convert Packed Double- Precision Floating-Point Values to Packed Doubleword Integers			
xmmreg to mmreg	0110 0110:0000 1111:0010 1101:11 mmreg1 xmmreg1		
mem to mmreg	0110 0110:0000 1111:0010 1101: mod mmreg r/m		

Instruction and Format	Encoding		
CVTSI2SD—Convert Doubleword Integer to Scalar Double-Precision Floating-Point Value			
r32 to xmmreg1	1111 0010:0000 1111:0010 1010:11 xmmreg r32		
mem to xmmreg	1111 0010:0000 1111:0010 1010: mod xmmreg r/m		
CVTSD2SI—Convert Scalar Double- Precision Floating-Point Value to Doubleword Integer			
xmmreg to r32	1111 0010:0000 1111:0010 1101:11 r32 xmmreg		
mem to r32	1111 0010:0000 1111:0010 1101: mod r32 r/m		
CVTTPD2PI—Convert with Truncation Packed Double-Precision Floating- Point Values to Packed Doubleword Integers			
xmmreg to mmreg	0110 0110:0000 1111:0010 1100:11 mmreg xmmreg		
mem to mmreg	0110 0110:0000 1111:0010 1100: mod mmreg r/m		
CVTTSD2SI—Convert with Truncation Scalar Double-Precision Floating-Point Value to Doubleword Integer			
xmmreg to r32	1111 0010:0000 1111:0010 1100:11 r32 xmmreg		
mem to r32	1111 0010:0000 1111:0010 1100: mod r32 r/m		
CVTPD2PS—Covert Packed Double- Precision Floating-Point Values to Packed Single-Precision Floating- Point Values			
xmmreg to xmmreg	0110 0110:0000 1111:0101 1010:11 xmmreg1 xmmreg2		
mem to xmmreg	0110 0110:0000 1111:0101 1010: mod xmmreg r/m		
CVTPS2PD—Covert Packed Single- Precision Floating-Point Values to Packed Double-Precision Floating- Point Values			
xmmreg to xmmreg	0000 1111:0101 1010:11 xmmreg1 xmmreg2		
mem to xmmreg	0000 1111:0101 1010: mod xmmreg r/m		

Instruction and Format	Encoding		
CVTSD2SS—Covert Scalar Double- Precision Floating-Point Value to Scalar Single-Precision Floating-Point Value			
xmmreg to xmmreg	1111 0010:0000 1111:0101 1010:11 xmmreg1 xmmreg2		
mem to xmmreg	1111 0010:0000 1111:0101 1010: mod xmmreg r/m		
CVTSS2SD—Covert Scalar Single- Precision Floating-Point Value to Scalar Double-Precision Floating- Point Value			
xmmreg to xmmreg	1111 0011:0000 1111:0101 1010:11 xmmreg1 xmmreg2		
mem to xmmreg	1111 0011:00001 111:0101 1010: mod xmmreg r/m		
CVTPD2DQ—Convert Packed Double- Precision Floating-Point Values to Packed Doubleword Integers			
xmmreg to xmmreg	1111 0010:0000 1111:1110 0110:11 xmmreg1 xmmreg2		
mem to xmmreg	1111 0010:0000 1111:1110 0110: mod xmmreg r/r		
CVTTPD2DQ—Convert With Truncation Packed Double-Precision Floating-Point Values to Packed Doubleword Integers			
xmmreg to xmmreg	0110 0110:0000 1111:1110 0110:11 xmmreg1 xmmreg2		
mem to xmmreg	0110 0110:0000 1111:1110 0110: mod xmmreg r/m		
CVTDQ2PD—Convert Packed Doubleword Integers to Packed Single-Precision Floating-Point Values			
xmmreg to xmmreg	1111 0011:0000 1111:1110 0110:11 xmmreg1 xmmreg2		
mem to xmmreg	1111 0011:0000 1111:1110 0110: mod xmmreg r/m		
CVTPS2DQ—Convert Packed Single- Precision Floating-Point Values to Packed Doubleword Integers			
xmmreg to xmmreg	0110 0110:0000 1111:0101 1011:11 xmmreg1 xmmreg2		

Instruction and Format	Encoding		
mem to xmmreg	0110 0110:0000 1111:0101 1011: mod xmmreg r/m		
CVTTPS2DQ—Convert With Truncation Packed Single-Precision Floating-Point Values to Packed Doubleword Integers			
xmmreg to xmmreg	1111 0011:0000 1111:0101 1011:11 xmmreg1 xmmreg2		
mem to xmmreg	1111 0011:0000 1111:0101 1011: mod xmmreg r/m		
CVTDQ2PS—Convert Packed Doubleword Integers to Packed Double-Precision Floating-Point Values			
xmmreg to xmmreg	0000 1111:0101 1011:11 xmmreg1 xmmreg2		
mem to xmmreg	0000 1111:0101 1011: mod xmmreg r/m		
DIVPD—Divide Packed Double- Precision Floating-Point Values			
xmmreg to xmmreg	0110 0110:0000 1111:0101 1110:11 xmmreg1 xmmreg2		
mem to xmmreg	0110 0110:0000 1111:0101 1110: mod xmmreg r/m		
DIVSD—Divide Scalar Double- Precision Floating-Point Values			
xmmreg to xmmreg	1111 0010:0000 1111:0101 1110:11 xmmreg1 xmmreg2		
mem to xmmreg	1111 0010:0000 1111:0101 1110: mod xmmreg r/m		
MAXPD—Return Maximum Packed Double-Precision Floating-Point Values			
xmmreg to xmmreg	0110 0110:0000 1111:0101 1111:11 xmmreg1 xmmreg2		
mem to xmmreg	0110 0110:0000 1111:0101 1111: mod xmmreg r/m		
MAXSD—Return Maximum Scalar Double-Precision Floating-Point Value			
xmmreg to xmmreg	1111 0010:0000 1111:0101 1111:11 xmmreg1 xmmreg2		
mem to xmmreg	1111 0010:0000 1111:0101 1111: mod xmmreg r/m		

Instruction and Format	Encoding		
MINPD—Return Minimum Packed Double-Precision Floating-Point Values			
xmmreg to xmmreg	0110 0110:0000 1111:0101 1101:11 xmmreg1 xmmreg2		
mem to xmmreg	0110 0110:0000 1111:0101 1101: mod xmmreg r/m		
MINSD—Return Minimum Scalar Double-Precision Floating-Point Value			
xmmreg to xmmreg	1111 0010:0000 1111:0101 1101:11 xmmreg1 xmmreg2		
mem to xmmreg	1111 0010:0000 1111:0101 1101: mod xmmreg r/m		
MOVAPD—Move Aligned Packed Double-Precision Floating-Point Values			
xmmreg2 to xmmreg1	0110 0110:0000 1111:0010 1001:11 xmmreg2 xmmreg1		
mem to xmmreg1	0110 0110:0000 1111:0010 1001: mod xmmreg r/m		
xmmreg1 to xmmreg2	0110 0110:0000 1111:0010 1000:11 xmmreg1 xmmreg2		
xmmreg1 to mem	0110 0110:0000 1111:0010 1000: mod xmmreg r/m		
MOVHPD—Move High Packed Double- Precision Floating-Point Values			
mem to xmmreg	0110 0110:0000 1111:0001 0111: mod xmmreg r/m		
xmmreg to mem	0110 0110:0000 1111:0001 0110: mod xmmreg r/m		
MOVLPD—Move Low Packed Double- Precision Floating-Point Values			
mem to xmmreg	0110 0110:0000 1111:0001 0011: mod xmmreg r/m		
xmmreg to mem	0110 0110:0000 1111:0001 0010: mod xmmreg r/m		
MOVMSKPD—Extract Packed Double- Precision Floating-Point Sign Mask			
xmmreg to r32	0110 0110:0000 1111:0101 0000:11 r32 xmmreg		
MOVSD—Move Scalar Double- Precision Floating-Point Values			
xmmreg2 to xmmreg1	1111 0010:0000 1111:0001 0001:11 xmmreg2 xmmreg1		
mem to xmmreg1	1111 0010:0000 1111:0001 0001: mod xmmreg r/m		

Instruction and Format	Encoding		
xmmreg1 to xmmreg2	1111 0010:0000 1111:0001 0000:11 xmmreg1 xmmreg2		
xmmreg1 to mem	1111 0010:0000 1111:0001 0000: mod xmmreg r/m		
MOVUPD—Move Unaligned Packed Double-Precision Floating-Point Values			
xmmreg2 to xmmreg1	0110 0110:0000 1111:0001 0001:11 xmmreg2 xmmreg1		
mem to xmmreg1	0110 0110:0000 1111:0001 0001: mod xmmreg r/m		
xmmreg1 to xmmreg2	0110 0110:0000 1111:0001 0000:11 xmmreg1 xmmreg2		
xmmreg1 to mem	0110 0110:0000 1111:0001 0000: mod xmmreg r/m		
MULPD—Multiply Packed Double- Precision Floating-Point Values			
xmmreg to xmmreg	0110 0110:0000 1111:0101 1001:11 xmmreg1 xmmreg2		
mem to xmmreg	0110 0110:0000 1111:0101 1001: mod xmmreg rm		
MULSD—Multiply Scalar Double- Precision Floating-Point Values			
xmmreg to xmmreg	1111 0010:00001111:01011001:11 xmmreg1 xmmreg2		
mem to xmmreg	1111 0010:00001111:01011001: mod xmmreg r/m		
ORPD—Bitwise Logical OR of Double-Precision Floating-Point Values			
xmmreg to xmmreg	0110 0110:0000 1111:0101 0110:11 xmmreg1 xmmreg2		
mem to xmmreg	0110 0110:0000 1111:0101 0110: mod xmmreg r/m		
SHUFPD—Shuffle Packed Double- Precision Floating-Point Values			
xmmreg to xmmreg, imm8	0110 0110:0000 1111:1100 0110:11 xmmreg1 xmmreg2: imm8		
mem to xmmreg, imm8	0110 0110:0000 1111:1100 0110: mod xmmreg r/m: imm8		

Instruction and Format	Encoding		
SQRTPD—Compute Square Roots of Packed Double-Precision Floating- Point Values			
xmmreg to xmmreg	0110 0110:0000 1111:0101 0001:11 xmmreg1 xmmreg 2		
mem to xmmreg	0110 0110:0000 1111:0101 0001: mod xmmreg r/m		
SQRTSD—Compute Square Root of Scalar Double-Precision Floating- Point Value			
xmmreg to xmmreg	1111 0010:0000 1111:0101 0001:11 xmmreg1 xmmreg 2		
mem to xmmreg	1111 0010:0000 1111:0101 0001: mod xmmreg r/m		
SUBPD—Subtract Packed Double- Precision Floating-Point Values			
xmmreg to xmmreg	0110 0110:0000 1111:0101 1100:11 xmmreg1 xmmreg2		
mem to xmmreg	0110 0110:0000 1111:0101 1100: mod xmmreg r/m		
SUBSD—Subtract Scalar Double- Precision Floating-Point Values			
xmmreg to xmmreg	1111 0010:0000 1111:0101 1100:11 xmmreg1 xmmreg2		
mem to xmmreg	1111 0010:0000 1111:0101 1100: mod xmmreg r/m		
UCOMISD—Unordered Compare Scalar Ordered Double-Precision Floating-Point Values and Set EFLAGS			
xmmreg to xmmreg	0110 0110:0000 1111:0010 1110:11 xmmreg1 xmmreg2		
mem to xmmreg	0110 0110:0000 1111:0010 1110: mod xmmreg r/m		
UNPCKHPD—Unpack and Interleave High Packed Double-Precision Floating-Point Values			
xmmreg to xmmreg	0110 0110:0000 1111:0001 0101:11 xmmreg1 xmmreg2		
mem to xmmreg	0110 0110:0000 1111:0001 0101: mod xmmreg r/m		

	5 5 7	
Instruction and Format	Encoding	
UNPCKLPD—Unpack and Interleave Low Packed Double-Precision Floating-Point Values		
xmmreg to xmmreg	0110 0110:0000 1111:0001 0100:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0001 0100: mod xmmreg r/m	
XORPD—Bitwise Logical OR of Double-Precision Floating-Point Values		
xmmreg to xmmreg	0110 0110:0000 1111:0101 0111:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0101 0111: mod xmmreg r/m	

Instruction and Format	Encoding		
MOVD—Move Doubleword			
reg to xmmeg	0110 0110:0000 1111:0110 1110: 11 xmmreg reg		
reg from xmmreg	0110 0110:0000 1111:0111 1110: 11 xmmreg reg		
mem to xmmreg	0110 0110:0000 1111:0110 1110: mod xmmreg r/m		
mem from xmmreg	0110 0110:0000 1111:0111 1110: mod xmmreg r/m		
MOVDQA—Move Aligned Double Quadword			
xmmreg to xmmreg	0110 0110:0000 1111:0110 1111:11 xmmreg1 xmmreg2		
	0110 0110:0000 1111:0111 1111:11 xmmreg1 xmmreg2		
mem to xmmreg	0110 0110:0000 1111:0110 1111: mod xmmreg r/m		
mem from xmmreg	0110 0110:0000 1111:0111 1111: mod xmmreg r/m		
MOVDQU—Move Unaligned Double Quadword			
xmmreg to xmmreg	1111 0011:0000 1111:0110 1111:11 xmmreg1 xmmreg2		
	1111 0011:0000 1111:0111 1111:11 xmmreg1 xmmreg2		
mem to xmmreg	1111 0011:0000 1111:0110 1111: mod xmmreg r/m		

Instruction and Format	Encoding			
mem from xmmreg	1111 0011:0000 1111:0111 1111: mod xmmreg r/m			
MOVQ2DQ—Move Quadword from MMX to XMM Register				
mmreg to xmmreg	1111 0011:0000 1111:1101 0110:11 mmreg1 mmreg2			
MOVDQ2Q—Move Quadword from XMM to MMX Register				
xmmreg to mmreg	1111 0010:0000 1111:1101 0110:11 mmreg1 mmreg2			
MOVQ—Move Quadword				
xmmreg2 to xmmreg1	1111 0011:0000 1111:0111 1110: 11 xmmreg1 xmmreg2			
xmmreg2 from xmmreg1	0110 0110:0000 1111:1101 0110: 11 xmmreg1 xmmreg2			
mem to xmmreg	1111 0011:0000 1111:0111 1110: mod xmmreg r/m			
mem from xmmreg	0110 0110:0000 1111:1101 0110: mod xmmreg r/m			
PACKSSDW <sup>1</sup> —Pack Dword To Word Data (signed with saturation)				
xmmreg2 to xmmreg1	0110 0110:0000 1111:0110 1011: 11 xmmreg1 xmmreg2			
memory to xmmreg	0110 0110:0000 1111:0110 1011: mod xmmreg r/			
PACKSSWB—Pack Word To Byte Data (signed with saturation)				
xmmreg2 to xmmreg1	0110 0110:0000 1111:0110 0011: 11 xmmreg1 xmmreg2			
memory to xmmreg	0110 0110:0000 1111:0110 0011: mod xmmreg r/m			
PACKUSWB—Pack Word To Byte Data (unsigned with saturation)				
xmmreg2 to xmmreg1	0110 0110:0000 1111:0110 0111: 11 xmmreg1 xmmreg2			
memory to xmmreg	0110 0110:0000 1111:0110 0111: mod xmmreg r/m			
PADDQ—Add Packed Quadword Integers				
mmreg to mmreg	0000 1111:1101 0100:11 mmreg1 mmreg2			
mem to mmreg	0000 1111:1101 0100: mod mmreg r/m			

Instruction and Format	Encoding			
xmmreg to xmmreg	0110 0110:0000 1111:1101 0100:11 xmmreg1 xmmreg2			
mem to xmmreg	0110 0110:0000 1111:1101 0100: mod xmmreg r/m			
PADD—Add With Wrap-around				
xmmreg2 to xmmreg1	0110 0110:0000 1111: 1111 11gg: 11 xmmreg1 xmmreg2			
memory to xmmreg	0110 0110:0000 1111: 1111 11gg: mod xmmreg r/m			
PADDS—Add Signed With Saturation				
xmmreg2 to xmmreg1	0110 0110:0000 1111: 1110 11gg: 11 xmmreg1 xmmreg2			
memory to xmmreg	0110 0110:0000 1111: 1110 11gg: mod xmmreg r/m			
PADDUS—Add Unsigned With Saturation				
xmmreg2 to xmmreg1	0110 0110:0000 1111: 1101 11gg: 11 xmmreg1 xmmreg2			
memory to xmmreg	0110 0110:0000 1111: 1101 11gg: mod xmmreg r/n			
PAND—Bitwise And				
xmmreg2 to xmmreg1	0110 0110:0000 1111:1101 1011: 11 xmmreg1 xmmreg2			
memory to xmmreg	0110 0110:0000 1111:1101 1011: mod xmmreg r/m			
PANDN—Bitwise AndNot				
xmmreg2 to xmmreg1	0110 0110:0000 1111:1101 1111: 11 xmmreg1 xmmreg2			
memory to xmmreg	0110 0110:0000 1111:1101 1111: mod xmmreg r/m			
PAVGB—Average Packed Integers				
xmmreg to xmmreg	0110 0110:0000 1111:11100 000:11 xmmreg1 xmmreg2			
mem to xmmreg	01100110:00001111:11100000 mod xmmreg r/m			
PAVGW—Average Packed Integers				
xmmreg to xmmreg	0110 0110:0000 1111:1110 0011:11 xmmreg1 xmmreg2			
mem to xmmreg	0110 0110:0000 1111:1110 0011 mod xmmreg r/m			

Table B-26.	Formats and	Encodinas a	of SSE2 Integer	Instructions (Contd.)
		chicodnings d	n ooce meeger	

Instruction and Format	Encoding
PCMPEQ—Packed Compare For Equality	
xmmreg1 with xmmreg2	0110 0110:0000 1111:0111 01gg: 11 xmmreg1 xmmreg2
xmmreg with memory	0110 0110:0000 1111:0111 01gg: mod xmmreg r/m
PCMPGT—Packed Compare Greater (signed)	
xmmreg1 with xmmreg2	0110 0110:0000 1111:0110 01gg: 11 xmmreg1 xmmreg2
xmmreg with memory	0110 0110:0000 1111:0110 01gg: mod xmmreg r/m
PEXTRW—Extract Word	
xmmreg to reg32, imm8	0110 0110:0000 1111:1100 0101:11 r32 xmmreg: imm8
PINSRW—Insert Word	
reg32 to xmmreg, imm8	0110 0110:0000 1111:1100 0100:11 xmmreg r32: imm8
m16 to xmmreg, imm8	0110 0110:0000 1111:1100 0100 mod xmmreg r/m: imm8
PMADDWD—Packed Multiply Add	
xmmreg2 to xmmreg1	0110 0110:0000 1111:1111 0101: 11 xmmreg1 xmmreg2
memory to xmmreg	0110 0110:0000 1111:1111 0101: mod xmmreg r/m
PMAXSW—Maximum of Packed Signed Word Integers	
xmmreg to xmmreg	0110 0110:0000 1111:1110 1110:11 xmmreg1 xmmreg2
mem to xmmreg	01100110:00001111:11101110 mod xmmreg r/m
PMAXUB—Maximum of Packed Unsigned Byte Integers	
xmmreg to xmmreg	0110 0110:0000 1111:1101 1110:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:1101 1110 mod xmmreg r/m

Instruction and Format	Encoding
PMINSW—Minimum of Packed Signed Word Integers	
xmmreg to xmmreg	0110 0110:0000 1111:1110 1010:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:1110 1010 mod xmmreg r/m
PMINUB—Minimum of Packed Unsigned Byte Integers	
xmmreg to xmmreg	0110 0110:0000 1111:1101 1010:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:1101 1010 mod xmmreg r/m
PMOVMSKB—Move Byte Mask To Integer	
xmmreg to reg32	0110 0110:0000 1111:1101 0111:11 r32 xmmreg
PMULHUW—Packed multiplication, store high word (unsigned)	
xmmreg2 to xmmreg1	0110 0110:0000 1111:1110 0100: 11 xmmreg1 xmmreg2
memory to xmmreg	0110 0110:0000 1111:1110 0100: mod xmmreg r/m
PMULHW—Packed Multiplication, store high word	
xmmreg2 to xmmreg1	0110 0110:0000 1111:1110 0101: 11 xmmreg1 xmmreg2
memory to xmmreg	0110 0110:0000 1111:1110 0101: mod xmmreg r/m
PMULLW—Packed Multiplication, store low word	
xmmreg2 to xmmreg1	0110 0110:0000 1111:1101 0101: 11 xmmreg1 xmmreg2
memory to xmmreg	0110 0110:0000 1111:1101 0101: mod xmmreg r/m
PMULUDQ—Multiply Packed Unsigned Doubleword Integers	
mmreg to mmreg	0000 1111:1111 0100:11 mmreg1 mmreg2
mem to mmreg	0000 1111:1111 0100: mod mmreg r/m
xmmreg to xmmreg	0110 0110:00001111:1111 0100:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:00001111:1111 0100: mod xmmreg r/m

Instruction and Format	Encoding
POR-Bitwise Or	
xmmreg2 to xmmreg1	0110 0110:0000 1111:1110 1011: 11 xmmreg1 xmmreg2
xmemory to xmmreg	0110 0110:0000 1111:1110 1011: mod xmmreg r/m
PSADBW—Compute Sum of Absolute Differences	
xmmreg to xmmreg	0110 0110:0000 1111:1111 0110:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:1111 0110: mod xmmreg r/m
PSHUFLW—Shuffle Packed Low Words	
xmmreg to xmmreg, imm8	1111 0010:0000 1111:0111 0000:11 xmmreg1 xmmreg2: imm8
mem to xmmreg, imm8	1111 0010:0000 1111:0111 0000:11 mod xmmreg r/m: imm8
PSHUFHW—Shuffle Packed High Words	
xmmreg to xmmreg, imm8	1111 0011:0000 1111:0111 0000:11 xmmreg1 xmmreg2: imm8
mem to xmmreg, imm8	1111 0011:0000 1111:0111 0000:11 mod xmmreg r/m: imm8
PSHUFD—Shuffle Packed Doublewords	
xmmreg to xmmreg, imm8	0110 0110:0000 1111:0111 0000:11 xmmreg1 xmmreg2: imm8
mem to xmmreg, imm8	0110 0110:0000 1111:0111 0000:11 mod xmmreg r/m: imm8
PSLLDQ—Shift Double Quadword Left Logical	
xmmreg, imm8	0110 0110:0000 1111:0111 0011:11 111 xmmreg: imm8
PSLL—Packed Shift Left Logical	
xmmreg1 by xmmreg2	0110 0110:0000 1111:1111 00gg: 11 xmmreg1 xmmreg2
xmmreg by memory	0110 0110:0000 1111:1111 00gg: mod xmmreg r/m

Instruction and Format	Encoding
xmmreg by immediate	0110 0110:0000 1111:0111 00gg: 11 110 xmmreg: imm8
PSRA—Packed Shift Right Arithmetic	
xmmreg1 by xmmreg2	0110 0110:0000 1111:1110 00gg: 11 xmmreg1 xmmreg2
xmmreg by memory	0110 0110:0000 1111:1110 00gg: mod xmmreg r/m
xmmreg by immediate	0110 0110:0000 1111:0111 00gg: 11 100 xmmreg: imm8
PSRLDQ—Shift Double Quadword Right Logical	
xmmreg, imm8	0110 0110:00001111:01110011:11 011 xmmreg: imm8
PSRL—Packed Shift Right Logical	
xmmxreg1 by xmmxreg2	0110 0110:0000 1111:1101 00gg: 11 xmmreg1 xmmreg2
xmmxreg by memory	0110 0110:0000 1111:1101 00gg: mod xmmreg r/m
xmmxreg by immediate	0110 0110:0000 1111:0111 00gg: 11 010 xmmreg: imm8
PSUBQ—Subtract Packed Quadword Integers	
mmreg to mmreg	0000 1111:11111 011:11 mmreg1 mmreg2
mem to mmreg	0000 1111:1111 1011: mod mmreg r/m
xmmreg to xmmreg	0110 0110:0000 1111:1111 1011:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:1111 1011: mod xmmreg r/m
PSUB—Subtract With Wrap-around	
xmmreg2 from xmmreg1	0110 0110:0000 1111:1111 10gg: 11 xmmreg1 xmmreg2
memory from xmmreg	0110 0110:0000 1111:1111 10gg: mod xmmreg r/m
PSUBS—Subtract Signed With Saturation	
xmmreg2 from xmmreg1	0110 0110:0000 1111:1110 10gg: 11 xmmreg1 xmmreg2
memory from xmmreg	0110 0110:0000 1111:1110 10gg: mod xmmreg r/m

Table B-26	Formats and Encodin	as of SSE2 Intege	r Instructions (Contd.)
	Torniaco ana cricoan	gs of ssee intege	

Instruction and Format	Encoding
PSUBUS—Subtract Unsigned With Saturation	
xmmreg2 from xmmreg1	0000 1111:1101 10gg: 11 xmmreg1 xmmreg2
memory from xmmreg	0000 1111:1101 10gg: mod xmmreg r/m
PUNPCKH—Unpack High Data To Next Larger Type	
xmmreg to xmmreg	0110 0110:0000 1111:0110 10gg:11 xmmreg1 Xmmreg2
mem to xmmreg	0110 0110:0000 1111:0110 10gg: mod xmmreg r/m
PUNPCKHQDQ—Unpack High Data	
xmmreg to xmmreg	0110 0110:0000 1111:0110 1101:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0110 1101: mod xmmreg r/m
PUNPCKL—Unpack Low Data To Next Larger Type	
xmmreg to xmmreg	0110 0110:0000 1111:0110 00gg:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0110 00gg: mod xmmreg r/m
PUNPCKLQDQ—Unpack Low Data	
xmmreg to xmmreg	0110 0110:0000 1111:0110 1100:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0110 1100: mod xmmreg r/m
PXOR—Bitwise Xor	
xmmreg2 to xmmreg1	0110 0110:0000 1111:1110 1111: 11 xmmreg1 xmmreg2
memory to xmmreg	0110 0110:0000 1111:1110 1111: mod xmmreg r/m

Instruction and Format	Encoding
MASKMOVDQU—Store Selected Bytes of Double Quadword	
xmmreg to xmmreg	0110 0110:0000 1111:1111 0111:11 xmmreg1 xmmreg2
CLFLUSH—Flush Cache Line	
mem	0000 1111:1010 1110:mod r/m
MOVNTPD—Store Packed Double- Precision Floating-Point Values Using Non-Temporal Hint	
xmmreg to mem	0110 0110:0000 1111:0010 1011: mod xmmreg r/m
MOVNTDQ—Store Double Quadword Using Non-Temporal Hint	
xmmreg to mem	0110 0110:0000 1111:1110 0111: mod xmmreg r/m
MOVNTI—Store Doubleword Using Non-Temporal Hint	
reg to mem	0000 1111:1100 0011: mod reg r/m
PAUSE—Spin Loop Hint	1111 0011:1001 0000
LFENCE—Load Fence	0000 1111:1010 1110: 11 101 000
MFENCE—Memory Fence	0000 1111:1010 1110: 11 110 000

#### Table B-27. Format and Encoding of SSE2 Cacheability Instructions

## **B.9** SSE3 FORMATS AND ENCODINGS TABLE

The tables in this section provide SSE3 formats and encodings. Some SSE3 instructions require a mandatory prefix (66H, F2H, F3H) as part of the two-byte opcode. These prefixes are included in the tables.

When in IA-32e mode, use of the REX.R prefix permits instructions that use general purpose and XMM registers to access additional registers. Some instructions require the REX.W prefix to promote the instruction to 64-bit operation. Instructions that require the REX.W prefix are listed (with their opcodes) in Section B.11.

Instruction and Format	Encoding
ADDSUBPD—Add /Sub packed DP FP numbers from XMM2/Mem to XMM1	
xmmreg2 to xmmreg1	01100110:00001111:11010000:11 xmmreg1 xmmreg2
mem to xmmreg	01100110:00001111:11010000: mod xmmreg r/m
ADDSUBPS—Add /Sub packed SP FP numbers from XMM2/Mem to XMM1	
xmmreg2 to xmmreg1	11110010:00001111:11010000:11 xmmreg1 xmmreg2
mem to xmmreg	11110010:00001111:11010000: mod xmmreg r/m
HADDPD—Add horizontally packed DP FP numbers XMM2/Mem to XMM1	
xmmreg2 to xmmreg1	01100110:00001111:01111100:11 xmmreg1 xmmreg2
mem to xmmreg	01100110:00001111:01111100: mod xmmreg r/m
HADDPS—Add horizontally packed SP FP numbers XMM2/Mem to XMM1	
xmmreg2 to xmmreg1	11110010:00001111:01111100:11 xmmreg1 xmmreg2
mem to xmmreg	11110010:00001111:01111100: mod xmmreg r/m
HSUBPD—Sub horizontally packed DP FP numbers XMM2/Mem to XMM1	
xmmreg2 to xmmreg1	01100110:00001111:01111101:11 xmmreg1 xmmreg2

Instruction and Format	Encoding
mem to xmmreg	01100110:00001111:01111101: mod xmmreg r/m
HSUBPS—Sub horizontally packed SP FP numbers XMM2/Mem to XMM1	
xmmreg2 to xmmreg1	11110010:00001111:01111101:11 xmmreg1 xmmreg2
mem to xmmreg	11110010:00001111:01111101: mod xmmreg r/m

#### Table B-29. Formats and Encodings for SSE3 Event Management Instructions

Instruction and Format	Encoding
MONITOR—Set up a linear address range to be monitored by hardware	
eax, ecx, edx	0000 1111 : 0000 0001:11 001 000
MWAIT—Wait until write-back store performed within the range specified by the instruction MONITOR	
eax, ecx	0000 1111 : 0000 0001:11 001 001

#### Table B-30. Formats and Encodings for SSE3 Integer and Move Instructions

Instruction and Format	Encoding
	cheoding
FISTTP—Store ST in int16 (chop) and pop	
m16int	11011 111 : mod <sup>A</sup> 001 r/m
FISTTP—Store ST in int32 (chop) and pop	
m32int	11011 011 : mod <sup>A</sup> 001 r/m
FISTTP—Store ST in int64 (chop) and pop	
m64int	11011 101 : mod <sup>A</sup> 001 r/m
LDDQU—Load unaligned integer 128-bit	
xmm, m128	11110010:00001111:11110000: mod <sup>A</sup> xmmreg r/m
MOVDDUP—Move 64 bits representing one DP data from XMM2/Mem to XMM1 and duplicate	
xmmreg2 to xmmreg1	11110010:00001111:00010010:11 xmmreg1 xmmreg2

Instruction and Format	Encoding
mem to xmmreg	11110010:00001111:00010010: mod xmmreg r/m
MOVSHDUP—Move 128 bits representing 4 SP data from XMM2/Mem to XMM1 and duplicate high	
xmmreg2 to xmmreg1	11110011:00001111:00010110:11 xmmreg1 xmmreg2
mem to xmmreg	11110011:00001111:00010110: mod xmmreg r/m
MOVSLDUP—Move 128 bits representing 4 SP data from XMM2/Mem to XMM1 and duplicate low	
xmmreg2 to xmmreg1	11110011:00001111:00010010:11 xmmreg1 xmmreg2
mem to xmmreg	11110011:00001111:00010010: mod xmmreg r/m

#### Table B-30. Formats and Encodings for SSE3 Integer and Move Instructions (Contd.)

### B.10 SSSE3 FORMATS AND ENCODING TABLE

The tables in this section provide SSSE3 formats and encodings. Some SSSE3 instructions require a mandatory prefix (66H) as part of the three-byte opcode. These prefixes are included in the table below.

Instruction and Format	Encoding
PABSB—Packed Absolute Value Bytes	
mmreg to mmreg	0000 1111:0011 1000: 0001 1100:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0001 1100: mod mmreg r/m
xmmreg to xmmreg	0110 0110:0000 1111:0011 1000: 0001 1100:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0001 1100: mod xmmreg r/m
PABSD—Packed Absolute Value Double Words	
mmreg to mmreg	0000 1111:0011 1000: 0001 1110:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0001 1110: mod mmreg r/m

Instruction and Format	Encoding
xmmreg to xmmreg	0110 0110:0000 1111:0011 1000: 0001 1110:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0001 1110: mod xmmreg r/m
PABSW—Packed Absolute Value Words	
mmreg to mmreg	0000 1111:0011 1000: 0001 1101:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0001 1101: mod mmreg r/m
xmmreg to xmmreg	0110 0110:0000 1111:0011 1000: 0001 1101:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0001 1101: mod xmmreg r/m
PALIGNR—Packed Align Right	
mmreg to mmreg	0000 1111:0011 1010: 0000 1111:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1010: 0000 1111: mod mmreg r/m
xmmreg to xmmreg	0110 0110:0000 1111:0011 1010: 0000 1111:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1010: 0000 1111: mod xmmreg r/m
PHADDD—Packed Horizontal Add Double Words	
mmreg to mmreg	0000 1111:0011 1000: 0000 0010:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0000 0010: mod mmreg r/m
xmmreg to xmmreg	0110 0110:0000 1111:0011 1000: 0000 0010:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0000 0010: mod xmmreg r/m
PHADDSW—Packed Horizontal Add and Saturate	
mmreg to mmreg	0000 1111:0011 1000: 0000 0011:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0000 0011: mod mmreg r/m
xmmreg to xmmreg	0110 0110:0000 1111:0011 1000: 0000 0011:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0000 0011: mod xmmreg r/m

#### Table B-31. Formats and Encodings for SSSE3 Instructions (Contd.)

Instruction and Format	Encoding
PHADDW—Packed Horizontal Add Words	
mmreg to mmreg	0000 1111:0011 1000: 0000 0001:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0000 0001: mod mmreg r/m
xmmreg to xmmreg	0110 0110:0000 1111:0011 1000: 0000 0001:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0000 0001: mod xmmreg r/m
PHSUBD—Packed Horizontal Subtract Double Words	
mmreg to mmreg	0000 1111:0011 1000: 0000 0110:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0000 0110: mod mmreg r/m
xmmreg to xmmreg	0110 0110:0000 1111:0011 1000: 0000 0110:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0000 0110: mod xmmreg r/m
PHSUBSW—Packed Horizontal Subtract and Saturate	
mmreg to mmreg	0000 1111:0011 1000: 0000 0111:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0000 0111: mod mmreg r/m
xmmreg to xmmreg	0110 0110:0000 1111:0011 1000: 0000 0111:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0000 0111: mod xmmreg r/m
PHSUBW—Packed Horizontal Subtract Words	
mmreg to mmreg	0000 1111:0011 1000: 0000 0101:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0000 0101: mod mmreg r/m
xmmreg to xmmreg	0110 0110:0000 1111:0011 1000: 0000 0101:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0000 0101: mod xmmreg r/m
PMADDUBSW—Multiply and Add Packed Signed and Unsigned Bytes	
mmreg to mmreg	0000 1111:0011 1000: 0000 0100:11 mmreg1 mmreg2

Table B-31.	Formats and	<b>Encodings fo</b>	r SSSE3	Instructions	(Contd.)
-------------	-------------	---------------------	---------	--------------	----------

Instruction and Format	Encoding
mem to mmreg	0000 1111:0011 1000: 0000 0100: mod mmreg r/m
xmmreg to xmmreg	0110 0110:0000 1111:0011 1000: 0000 0100:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0000 0100: mod xmmreg r/m
PMULHRSW—Packed Multiply HIgn with Round and Scale	
mmreg to mmreg	0000 1111:0011 1000: 0000 1011:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0000 1011: mod mmreg r/m
xmmreg to xmmreg	0110 0110:0000 1111:0011 1000: 0000 1011:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0000 1011: mod xmmreg r/m
PSHUFB—Packed Shuffle Bytes	
mmreg to mmreg	0000 1111:0011 1000: 0000 0000:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0000 0000: mod mmreg r/m
xmmreg to xmmreg	0110 0110:0000 1111:0011 1000: 0000 0000:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0000 0000: mod xmmreg r/m
PSIGNB—Packed Sign Bytes	
mmreg to mmreg	0000 1111:0011 1000: 0000 1000:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0000 1000: mod mmreg r/m
xmmreg to xmmreg	0110 0110:0000 1111:0011 1000: 0000 1000:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0000 1000: mod xmmreg r/m
PSIGND—Packed Sign Double Words	
mmreg to mmreg	0000 1111:0011 1000: 0000 1010:11 mmreg1 mmreg2
mem to mmreg	0000 1111:0011 1000: 0000 1010: mod mmreg r/m
xmmreg to xmmreg	0110 0110:0000 1111:0011 1000: 0000 1010:11 xmmreg1 xmmreg2
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0000 1010: mod xmmreg r/m

#### Table B-31. Formats and Encodings for SSSE3 Instructions (Contd.)

Instruction and Format	Encoding	
PSIGNW—Packed Sign Words		
mmreg to mmreg	0000 1111:0011 1000: 0000 1001:11 mmreg1 mmreg2	
mem to mmreg	0000 1111:0011 1000: 0000 1001: mod mmreg r/m	
xmmreg to xmmreg	0110 0110:0000 1111:0011 1000: 0000 1001:11 xmmreg1 xmmreg2	
mem to xmmreg	0110 0110:0000 1111:0011 1000: 0000 1001: mod xmmreg r/m	

## B.11 SPECIAL ENCODINGS FOR 64-BIT MODE

The following Pentium, P6, MMX, SSE, SSE2, SSE3 instructions are promoted to 64-bit operation in IA-32e mode by using REX.W. However, these entries are special cases that do not follow the general rules (specified in Section B.4).

Instruction and Format	Encoding
CMOVcc—Conditional Move	
register2 to register1	0100 0R0B 0000 1111: 0100 tttn : 11 reg1 reg2
qwordregister2 to qwordregister1	0100 1R0B 0000 1111: 0100 tttn : 11 qwordreg1 qwordreg2
memory to register	0100 0RXB 0000 1111 : 0100 tttn : mod reg r/m
memory64 to qwordregister	0100 1RXB 0000 1111 : 0100 tttn : mod qwordreg r/m
CVTSD2SI—Convert Scalar Double-Precision Floating-Point Value to Doubleword Integer	
xmmreg to r32	0100 0R0B 1111 0010:0000 1111:0010 1101:11 r32 xmmreg
xmmreg to r64	0100 1R0B 1111 0010:0000 1111:0010 1101:11 r64 xmmreg
mem64 to r32	0100 0R0XB 1111 0010:0000 1111:0010 1101: mod r32 r/m
mem64 to r64	0100 1RXB 1111 0010:0000 1111:0010 1101: mod r64 r/m

#### Table B-32. Special Case Instructions Promoted Using REX.W

Instruction and Format	Encoding
CVTSI2SS—Convert Doubleword Integer to Scalar Single-Precision Floating-Point Value	_
r32 to xmmreg1	0100 0R0B 1111 0011:0000 1111:0010 1010:11 xmmreg r32
r64 to xmmreg1	0100 1R0B 1111 0011:0000 1111:0010 1010:11 xmmreg r64
mem to xmmreg	0100 0RXB 1111 0011:0000 1111:0010 1010: mod xmmreg r/m
mem64 to xmmreg	0100 1RXB 1111 0011:0000 1111:0010 1010: mod xmmreg r/m
CVTSI2SD—Convert Doubleword Integer to Scalar Double-Precision Floating-Point Value	
r32 to xmmreg1	0100 0R0B 1111 0010:0000 1111:0010 1010:11 xmmreg r32
r64 to xmmreg1	0100 1R0B 1111 0010:0000 1111:0010 1010:11 xmmreg r64
mem to xmmreg	0100 0RXB 1111 0010:0000 1111:00101 010: mod xmmreg r/m
mem64 to xmmreg	0100 1RXB 1111 0010:0000 1111:0010 1010: mod xmmreg r/m
CVTSS2SI—Convert Scalar Single-Precision Floating-Point Value to Doubleword Integer	
xmmreg to r32	0100 0R0B 1111 0011:0000 1111:0010 1101:11 r32 xmmreg
xmmreg to r64	0100 1R0B 1111 0011:0000 1111:0010 1101:11 r64 xmmreg
mem to r32	0100 0RXB 11110011:00001111:00101101: mod r32 r/m
mem32 to r64	0100 1RXB 1111 0011:0000 1111:0010 1101: mod r64 r/m
CVTTSD2SI—Convert with Truncation Scalar Double-Precision Floating-Point Value to Doubleword Integer	
xmmreg to r32	0100 0R0B 11110010:00001111:00101100:11 r32 xmmreg

#### Table B-32. Special Case Instructions Promoted Using REX.W (Contd.)

Instruction and Format	Encoding
xmmreg to r64	0100 1R0B 1111 0010:0000 1111:0010 1100:11 r64 xmmreg
mem64 to r32	0100 0RXB 1111 0010:0000 1111:0010 1100: mod r32 r/m
mem64 to r64	0100 1RXB 1111 0010:0000 1111:0010 1100: mod r64 r/m
CVTTSS2SI—Convert with Truncation Scalar Single-Precision Floating-Point Value to Doubleword Integer	
xmmreg to r32	0100 0R0B 1111 0011:0000 1111:0010 1100:11 r32 xmmreg1
xmmreg to r64	0100 1R0B 1111 0011:0000 1111:0010 1100:11 r64 xmmreg1
mem to r32	0100 0RXB 1111 0011:0000 1111:0010 1100: mod r32 r/m
mem32 to r64	0100 1RXB 1111 0011:0000 1111:0010 1100: mod r64 r/m
MOVD/MOVQ—Move doubleword	
reg to mmxreg	0100 0R0B 0000 1111:0110 1110: 11 mmxreg reg
qwordreg to mmxreg	0100 1R0B 0000 1111:0110 1110: 11 mmxreg qwordreg
reg from mmxreg	0100 0R0B 0000 1111:0111 1110: 11 mmxreg reg
qwordreg from mmxreg	0100 1R0B 0000 1111:0111 1110: 11 mmxreg qwordreg
mem to mmxreg	0100 0RXB 0000 1111:0110 1110: mod mmxreg r/m
mem64 to mmxreg	0100 1RXB 0000 1111:0110 1110: mod mmxreg r/m
mem from mmxreg	0100 0RXB 0000 1111:0111 1110: mod mmxreg r/m
mem64 from mmxreg	0100 1RXB 0000 1111:0111 1110: mod mmxreg r/m
mmxreg with memory	0100 0RXB 0000 1111:0110 01gg: mod mmxreg r/m

#### Table B-32. Special Case Instructions Promoted Using REX.W (Contd.)

Instruction and Format	Encoding
MOVMSKPS—Extract Packed Single-Precision Floating-Point Sign Mask	
xmmreg to r32	0100 0R0B 0000 1111:0101 0000:11 r32 xmmreg
xmmreg to r64	0100 1R0B 00001111:01010000:11 r64 xmmreg
PEXTRW—Extract Word	
mmreg to reg32, imm8	0100 OROB 0000 1111:1100 0101:11 r32 mmreg: imm8
mmreg to reg64, imm8	0100 1R0B 0000 1111:1100 0101:11 r64 mmreg: imm8
xmmreg to reg32, imm8	0100 0R0B 0110 0110 0000 1111:1100 0101:11 r32 xmmreg: imm8
xmmreg to reg64, imm8	0100 1R0B 0110 0110 0000 1111:1100 0101:11 r64 xmmreg: imm8
PINSRW—Insert Word	
reg32 to mmreg, imm8	0100 0R0B 0000 1111:1100 0100:11 mmreg r32: imm8
reg64 to mmreg, imm8	0100 1R0B 0000 1111:1100 0100:11 mmreg r64: imm8
m16 to mmreg, imm8	0100 0R0B 0000 1111:1100 0100 mod mmreg r/m: imm8
m16 to mmreg, imm8	0100 1RXB 0000 1111:11000100 mod mmreg r/m: imm8
reg32 to xmmreg, imm8	0100 0RXB 0110 0110 0000 1111:1100 0100:11 xmmreg r32: imm8
reg64 to xmmreg, imm8	0100 0RXB 0110 0110 0000 1111:1100 0100:11 xmmreg r64: imm8
m16 to xmmreg, imm8	0100 ORXB 0110 0110 0000 1111:1100 0100 mod xmmreg r/m: imm8
m16 to xmmreg, imm8	0100 1RXB 0110 0110 0000 1111:1100 0100 mod xmmreg r/m: imm8
PMOVMSKB—Move Byte Mask To Integer	
mmreg to reg32	0100 0RXB 0000 1111:1101 0111:11 r32 mmreg

#### Table B-32. Special Case Instructions Promoted Using REX.W (Contd.)

· · · · · · · · · · · · · · · · · · ·							
Instruction and Format	Encoding						
mmreg to reg64	0100 1R0B 0000 1111:1101 0111:11 r64 mmreg						
xmmreg to reg32	0100 0RXB 0110 0110 0000 1111:1101 0111:11 r32 mmreg						
xmmreg to reg64	0110 0110 0000 1111:1101 0111:11 r64 xmmreg						

Table B-32. Special Case Instructions Promoted Using REX.W (C
---

# B.12 FLOATING-POINT INSTRUCTION FORMATS AND ENCODINGS

Table B-33 shows the five different formats used for floating-point instructions. In all cases, instructions are at least two bytes long and begin with the bit pattern 11011.

							-				
	Instruction										
		Byte		Second Byte				Optional Fields			
1	11011	O	PA	1	mod		1	OPB	r/m	s-i-b	disp
2	11011	Μ	/IF OPA		mod		ОРВ		r/m	s-i-b	disp
3	11011	d	Р	OPA	1	1	OPB	R	ST(i)		
4	11011	0	0	1	1	1	1	OP			
5	11011	0	1	1	1	1	1	C	)P		
	15–11	10	9	8	7	6	5	4 3	2 1 0		
$ \begin{array}{l} MF = Memory Format \\ OO & = 32\text{-bit real} \\ O1 & = 32\text{-bit integer} \\ 10 & = 64\text{-bit real} \\ 11 & = 16\text{-bit integer} \\ P & = Pop \\ O & = Do \text{ not pop stack} \\ 1 & = Pop stack after operation \\ d & = Destination \\ O & = Destination \text{ is ST(O)} \\ 1 & = Destination is ST(i) \\ \end{array} $					R XOR d = 0 — Destination OP Source R XOR d = 1 — Source OP Destina ST(i) = Register stack element <i>i</i> 000 = Stack Top 001 = Second stack element					-	

#### Table B-33. General Floating-Point Instruction Formats

The Mod and R/M fields of the ModR/M byte have the same interpretation as the corresponding fields of the integer instructions. The SIB byte and disp (displacement) are optionally present in instructions that have Mod and R/M fields. Their presence depends on the values of Mod and R/M, as for integer instructions.

Table B-34 shows the formats and encodings of the floating-point instructions.

Instruction and Format Encoding	
F2XM1 - Compute 2 <sup>ST(0)</sup> - 1	11011 001 : 1111 0000
FABS - Absolute Value	11011 001 : 1110 0001
FADD - Add	
	11011 000
$ST(0) \leftarrow ST(0) + 32$ -bit memory	11011 000 : mod 000 r/m
$ST(0) \leftarrow ST(0) + 64$ -bit memory	11011 100 : mod 000 r/m
$ST(d) \leftarrow ST(0) + ST(i)$	11011 d00 : 11 000 ST(i)
FADDP - Add and Pop	
$ST(0) \leftarrow ST(0) + ST(i)$	11011 110 : 11 000 ST(i)
FBLD - Load Binary Coded Decimal       11011 111 : mod 100 r/m	
FBSTP - Store Binary Coded Decimal and Pop 11011 111 : mod 110 r/m	
FCHS – Change Sign	11011 001 : 1110 0000
FCLEX - Clear Exceptions         11011 011 : 1110 0010	
FCOM – Compare Real	
32-bit memory	11011 000 : mod 010 r/m
64-bit memory	11011 100 : mod 010 r/m
ST(i)	11011 000 : 11 010 ST(i)
FCOMP – Compare Real and Pop	
32-bit memory 11011 000 : mod 011 r/m	
64-bit memory	11011 100 : mod 011 r/m
ST(i)	11011 000 : 11 011 ST(i)
FCOMPP - Compare Real and Pop Twice	11011 110 : 11 011 001
FCOMIP - Compare Real, Set EFLAGS, and Pop	11011 111 : 11 110 ST(i)
FCOS – Cosine of ST(0)	11011 001 : 1111 1111
FDECSTP - Decrement Stack-Top Pointer	11011 001 : 1111 0110
FDIV – Divide	
$ST(0) \leftarrow ST(0) \div 32$ -bit memory	11011 000 : mod 110 r/m

Table B-34. Floating-Point Instruction Formats and Encodings

Instruction and Format         Encodings           Instruction and Format         Encoding	
$ST(0) \leftarrow ST(0) \div 64$ -bit memory	11011 100 : mod 110 r/m
$ST(d) \leftarrow ST(0) \div ST(i)$ $ST(d) \leftarrow ST(0) \div ST(i)$	11011 d00 : 1111 R ST(i)
$31(0) \leftarrow 31(0) \cdot 31(1)$	
FDIVP - Divide and Pop	
ST(0) ← ST(0) ÷ ST(i)	11011 110 : 1111 1 ST(i)
FDIVR – Reverse Divide	
$ST(0) \leftarrow 32$ -bit memory ÷ $ST(0)$	11011 000 : mod 111 r/m
$ST(0) \leftarrow 64$ -bit memory ÷ $ST(0)$	11011 100 : mod 111 r/m
$ST(d) \leftarrow ST(i) \div ST(0)$	11011 d00 : 1111 R ST(i)
FDIVRP – Reverse Divide and Pop	
ST(0) " ST(i) ÷ ST(0)	11011 110 : 1111 0 ST(i)
FFREE - Free ST(i) Register         11011 101 : 1100 0 ST(i)	
FIADD – Add Integer	
$ST(0) \leftarrow ST(0) + 16$ -bit memory	11011 110 : mod 000 r/m
$ST(0) \leftarrow ST(0) + 32$ -bit memory	11011 010 : mod 000 r/m
FICOM – Compare Integer	
16-bit memory	11011 110 : mod 010 r/m
32-bit memory 11011 010 : mod 010 r/m	
FICOMP – Compare Integer and Pop	
16-bit memory 11011 110 : mod 011 r/m	
32-bit memory	11011 010 : mod 011 r/m
FIDIV	
$ST(0) \leftarrow ST(0) \div 16$ -bit memory	11011 110 : mod 110 r/m
$ST(0) \leftarrow ST(0) \div 32$ -bit memory	11011 010 : mod 110 r/m
FIDIVR	
$ST(0) \leftarrow 16$ -bit memory ÷ $ST(0)$	11011 110 : mod 111 r/m
ST(0) ← 32-bit memory ÷ ST(0) 11011 010 : mod 111 r/m	
FILD – Load Integer	
16-bit memory	11011 111 : mod 000 r/m
32-bit memory	11011 011 : mod 000 r/m
64-bit memory	11011 111 : mod 101 r/m

### Table B-34. Floating-Point Instruction Formats and Encodings (Contd.)

Instruction and Format	Encoding
FIMUL	
$ST(0) \leftarrow ST(0) \times 16$ -bit memory	11011 110 : mod 001 r/m
$ST(0) \leftarrow ST(0) \times 32$ -bit memory	11011 010 : mod 001 r/m
FINCSTP – Increment Stack Pointer	11011 001 : 1111 0111
FINIT - Initialize Floating-Point Unit	
FIST – Store Integer	
16-bit memory	11011 111 : mod 010 r/m
32-bit memory	11011 011 : mod 010 r/m
FISTP – Store Integer and Pop	
16-bit memory	11011 111 : mod 011 r/m
32-bit memory 11011 011 : mod 011 r/m	
64-bit memory	11011 111 : mod 111 r/m
FISUB	
$ST(0) \leftarrow ST(0) - 16$ -bit memory	11011 110 : mod 100 r/m
$ST(0) \leftarrow ST(0) - 32$ -bit memory	11011 010 : mod 100 r/m
FISUBR	
$ST(0) \leftarrow 16$ -bit memory – $ST(0)$	11011 110 : mod 101 r/m
$ST(0) \leftarrow 32$ -bit memory – $ST(0)$	11011 010 : mod 101 r/m
FLD - Load Real	
32-bit memory	11011 001 : mod 000 r/m
64-bit memory	11011 101 : mod 000 r/m
80-bit memory	11011 011 : mod 101 r/m
ST(i)	11011 001 : 11 000 ST(i)
FLD1 - Load +1.0 into ST(0)	11011 001 : 1110 1000
FLDCW - Load Control Word	11011 001 : mod 101 r/m
FLDENV – Load FPU Environment	11011 001 : mod 100 r/m
FLDL2E – Load log <sub>2</sub> ( $\varepsilon$ ) into ST(0)	11011 001 : 1110 1010
FLDL2T - Load log <sub>2</sub> (10) into ST(0)	11011 001 : 1110 1001
FLDLG2 - Load log <sub>10</sub> (2) into ST(0)	11011 001 : 1110 1100
FLDLN2 - Load log $_{\epsilon}$ (2) into ST(0)	11011 001 : 1110 1101
FLDPI – Load $\pi$ into ST(0)	11011 001 : 1110 1011

## Table B-34. Floating-Point Instruction Formats and Encodings (Contd.)

Instruction and Format Encoding	
FLDZ - Load +0.0 into ST(0)	11011 001 : 1110 1110
FMUL - Multiply	
$ST(0) \leftarrow ST(0) \times 32$ -bit memory	11011 000 : mod 001 r/m
$ST(0) \leftarrow ST(0) \times 64$ -bit memory	11011 100 : mod 001 r/m
$ST(d) \leftarrow ST(0) \times ST(i)$	11011 d00 : 1100 1 ST(i)
FMULP – Multiply	
$ST(i) \leftarrow ST(0) \times ST(i)$	11011 110 : 1100 1 ST(i)
FNOP - No Operation	11011 001 : 1101 0000
FPATAN – Partial Arctangent	11011 001 : 1111 0011
FPREM - Partial Remainder         11011 001 : 1111 1000	
FPREM1 - Partial Remainder (IEEE)         11011 001 : 1111 0101	
FPTAN - Partial Tangent         11011 001 : 1111 0010	
FRNDINT - Round to Integer         11011 001 : 1111 1100	
FRSTOR - Restore FPU State     11011 101 : mod 100 r/m	
FSAVE – Store FPU State	11011 101 : mod 110 r/m
FSCALE – Scale	11011 001 : 1111 1101
<b>FSIN - Sine</b> 11011 001 : 1111 1110	
FSINCOS - Sine and Cosine	11011 001 : 1111 1011
FSQRT – Square Root	11011 001 : 1111 1010
FST – Store Real	
32-bit memory	11011 001 : mod 010 r/m
64-bit memory	11011 101 : mod 010 r/m
ST(i)	11011 101 : 11 010 ST(i)
FSTCW – Store Control Word	11011 001 : mod 111 r/m
FSTENV – Store FPU Environment	11011 001 : mod 110 r/m
FSTP – Store Real and Pop	
32-bit memory	11011 001 : mod 011 r/m
64-bit memory	11011 101 : mod 011 r/m
80-bit memory	11011 011 : mod 111 r/m
ST(i)	11011 101 : 11 011 ST(i)
FSTSW – Store Status Word into AX	11011 111 : 1110 0000

Table B-34. Floating-Point Instruction Formats and Encodings (Contd.)

Instruction and Format Encoding	
FSTSW – Store Status Word into Memory	11011 101 : mod 111 r/m
FSUB – Subtract	
$ST(0) \leftarrow ST(0) - 32$ -bit memory	11011 000 : mod 100 r/m
$ST(0) \leftarrow ST(0) - 64$ -bit memory	11011 100 : mod 100 r/m
$ST(d) \leftarrow ST(0) - ST(i)$	11011 d00 : 1110 R ST(i)
FSUBP - Subtract and Pop	
$ST(0) \leftarrow ST(0) - ST(i)$	11011 110 : 1110 1 ST(i)
FSUBR – Reverse Subtract	
ST(0) ← 32-bit memory – ST(0) 11011 000 : mod 101 r/m	
ST(0) ← 64-bit memory – ST(0) 11011 100 : mod 101 r/m	
$ST(d) \leftarrow ST(i) - ST(0)$	11011 d00 : 1110 R ST(i)
FSUBRP – Reverse Subtract and Pop	
$ST(i) \leftarrow ST(i) - ST(0)$	11011 110 : 1110 0 ST(i)
FTST – Test	11011 001 : 1110 0100
FUCOM – Unordered Compare Real	11011 101 : 1110 0 ST(i)
FUCOMP - Unordered Compare Real and Pop       11011 101 : 1110 1 ST(i)	
FUCOMPP - Unordered Compare Real and Pop       11011 010 : 1110 1001         Twice       11011 010 : 1110 1001	
FUCOMI - Unorderd Compare Real and Set       11011 011 : 11 101 ST(i)         EFLAGS       11011 011 : 11 101 ST(i)	
FUCOMIP – Unorderd Compare Real, Set EFLAGS, and Pop	11011 111 : 11 101 ST(i)
FXAM - Examine 11011 001 : 1110 0101	
FXCH – Exchange ST(0) and ST(i)	11011 001 : 1100 1 ST(i)
FXTRACT – Extract Exponent and Significand	11011 001 : 1111 0100
FYL2X - ST(1) × log <sub>2</sub> (ST(0))	11011 001 : 1111 0001
$\textbf{FYL2XP1-ST(1)} \times \textbf{log}_2\textbf{(ST(0)+1.0)}$	11011 001 : 1111 1001
FWAIT - Wait until FPU Ready	1001 1011

### Table B-34. Floating-Point Instruction Formats and Encodings (Contd.)

## B.13 VMX INSTRUCTIONS

Table B-35 describes virtual-machine extensions (VMX).

#### Table B-35. Encodings for VMX Instructions

Instruction and Format	Encoding	
VMCALL—Call to VM Monitor		
Call VMM: causes VM exit.	00001111 00000001 11000001	
VMCLEAR—Clear Virtual-Machine Control Structure		
mem32:VMCS_data_ptr	01100110 00001111 11000111: mod 110 r/m	
mem64:VMCS_data_ptr	01100110 00001111 11000111: mod 110 r/m	
VMLAUNCH—Launch Virtual Machine		
Launch VM managed by Current_VMCS	00001111 00000001 11000010	
VMRESUME—Resume Virtual Machine		
Resume VM managed by Current_VMCS	00001111 00000001 11000011	
VMPTRLD—Load Pointer to Virtual- Machine Control Structure		
mem32 to Current_VMCS_ptr	00001111 11000111: mod 110 r/m	
mem64 to Current_VMCS_ptr	00001111 11000111: mod 110 r/m	
VMPTRST—Store Pointer to Virtual- Machine Control Structure		
Current_VMCS_ptr to mem32	0001111 11000111: mod 111 r/m	
Current_VMCS_ptr to mem64	00001111 11000111: mod 111 r/m	
VMREAD—Read Field from Virtual- Machine Control Structure		
r32 (VMCS_fieldn) to r32 r32 (VMCS_fieldn) to mem32 r64 (VMCS_fieldn) to r64 r64 (VMCS_fieldn) to mem64	00001111 01111000: 11 reg2 reg1 00001111 01111000: mod r32 r/m 00001111 01111000: 11 reg2 reg1 00001111 01111000: mod r64 r/m	
VMWRITE—Write Field to Virtual-Machine Control Structure		
r32 to r32 (VMCS_fieldn) mem32 to r32 (VMCS_fieldn) r64 to r64 (VMCS_fieldn) mem64 to r64 (VMCS_fieldn)	00001111 01111001: 11 reg1 reg2 00001111 01111001: mod r32 r/m 00001111 01111001: 11 reg1 reg2 00001111 01111001: mod r64 r/m	

Instruction and Format	Encoding
VMXOFF—Leave VMX Operation	
Leave VMX.	00001111 00000001 11000100
VMXON—Enter VMX Operation	
Enter VMX.	11110011 000011111 11000111: mod 110 r/m

### Table B-35. Encodings for VMX Instructions

#### INSTRUCTION FORMATS AND ENCODINGS

## APPENDIX C INTEL® C/C++ COMPILER INTRINSICS AND FUNCTIONAL EQUIVALENTS

The two tables in this appendix itemize the Intel C/C++ compiler intrinsics and functional equivalents for the Intel MMX technology, SSE, SSE2, SSE3, and SSSE3 instructions.

There may be additional intrinsics that do not have an instruction equivalent. It is strongly recommended that the reader reference the compiler documentation for the complete list of supported intrinsics. Please refer to http://www.intel.com/support/performancetools/.

Table C-1 presents simple intrinsics and Table C-2 presents composite intrinsics. Some intrinsics are "composites" because they require more than one instruction to implement them.

Intel C/C++ Compiler intrinsic names reflect the following naming conventions:

```
_mm_<intrin_op>_<suffix>
```

where:

<intrin_op></intrin_op>	Indicates the intrinsics basic operation; for example, add for addition and sub for subtraction
<suffix></suffix>	Denotes the type of data operated on by the instruction. The first one or two letters of each suffix denotes whether the data is packed (p), extended packed (ep), or scalar (s).
The remaining letter	rs denote the type:
s	single-precision floating point

S	single-precision floating point
d	double-precision floating point
i128	signed 128-bit integer
i64	signed 64-bit integer
u64	unsigned 64-bit integer
i32	signed 32-bit integer
u32	unsigned 32-bit integer
i16	signed 16-bit integer
u16	unsigned 16-bit integer
i8	signed 8-bit integer
u8	unsigned 8-bit integer

The variable r is generally used for the intrinsic's return value. A number appended to a variable name indicates the element of a packed object. For example, r0 is the lowest word of r.


The packed values are represented in right-to-left order, with the lowest value being used for scalar operations. Consider the following example operation:

double a[2] = {1.0, 2.0}; \_\_m128d t = \_mm\_load\_pd(a);

The result is the same as either of the following:

\_\_m128d t = \_mm\_set\_pd(2.0, 1.0); \_\_m128d t = \_mm\_setr\_pd(1.0, 2.0);

In other words, the XMM register that holds the value t will look as follows:



The "scalar" element is 1.0. Due to the nature of the instruction, some intrinsics require their arguments to be immediates (constant integer literals).

To use an intrinsic in your code, insert a line with the following syntax:

data\_type intrinsic\_name (parameters)

Where:

data_type	Is the return data type, which can be either void, int, m64,m128,m128d, orm128i. Only the _mm_empty intrinsic returns void.
intrinsic_name	Is the name of the intrinsic, which behaves like a function that you can use in your C/C++ code instead of in-lining the actual instruction.
parameters	Represents the parameters required by each intrinsic.

## C.1 SIMPLE INTRINSICS

#### NOTE

For detailed descriptions of the intrinsics in Table C-1, see the corresponding mnemonic in Chapter 3 in the "Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A", or Chapter 4, "Instruction Set Reference, N-Z" in the "Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2B".

Mnemonic	Intrinsic
ADDPD	m128d _mm_add_pd(m128d a,m128d b)
ADDPS	m128 _mm_add_ps(m128 a,m128 b)
ADDSD	m128d _mm_add_sd(m128d a,m128d b)
ADDSS	m128 _mm_add_ss(m128 a,m128 b)
ADDSUBPD	m128d _mm_addsub_pd(m128d a,m128d b)
ADDSUBPS	m128 _mm_addsub_ps(m128 a,m128 b)
ANDNPD	m128d _mm_andnot_pd(m128d a,m128d b)
ANDNPS	m128 _mm_andnot_ps(m128 a,m128 b)
ANDPD	m128d _mm_and_pd(m128d a,m128d b)
ANDPS	m128 _mm_and_ps(m128 a,m128 b)
CLFLUSH	void _mm_clflush(void const *p)
CMPPD	m128d _mm_cmpeq_pd(m128d a,m128d b)
	m128d _mm_cmplt_pd(m128d a,m128d b)
	m128d _mm_cmple_pd(m128d a,m128d b)
	m128d _mm_cmpgt_pd(m128d a,m128d b)
	m128d _mm_cmpge_pd(m128d a,m128d b)
	m128d _mm_cmpneq_pd(m128d a,m128d b)
	m128d _mm_cmpnIt_pd(m128d a,m128d b)
	m128d _mm_cmpngt_pd(m128d a,m128d b)
	m128d _mm_cmpnge_pd(m128d a,m128d b)
	m128d _mm_cmpord_pd(m128d a,m128d b)
	m128d _mm_cmpunord_pd(m128d a,m128d b)
	m128d _mm_cmpnle_pd(m128d a,m128d b)
CMPPS	m128 _mm_cmpeq_ps(m128 a,m128 b)
	m128 _mm_cmplt_ps(m128 a,m128 b)
	m128 _mm_cmple_ps(m128 a,m128 b)
	m128 _mm_cmpgt_ps(m128 a,m128 b)
	m128 _mm_cmpge_ps(m128 a,m128 b)
	m128 _mm_cmpneq_ps(m128 a,m128 b)
	m128 _mm_cmpnlt_ps(m128 a,m128 b)
	m128 _mm_cmpngt_ps(m128 a,m128 b)
	m128 _mm_cmpnge_ps(m128 a,m128 b)

### Table C-1. Simple Intrinsics

Mnemonic	Intrinsic
	m128 _mm_cmpord_ps(m128 a,m128 b)
	m128 _mm_cmpunord_ps(m128 a,m128 b)
	m128 _mm_cmpnle_ps(m128 a,m128 b)
CMPSD	m128d _mm_cmpeq_sd(m128d a,m128d b)
	m128d _mm_cmplt_sd(m128d a,m128d b)
	m128d _mm_cmple_sd(m128d a,m128d b)
	m128d _mm_cmpgt_sd(m128d a,m128d b)
	m128d _mm_cmpge_sd(m128d a,m128d b)
	m128 _mm_cmpneq_sd(m128d a,m128d b)
	m128 _mm_cmpnlt_sd(m128d a,m128d b)
	m128d _mm_cmpnle_sd(m128d a,m128d b)
	m128d _mm_cmpngt_sd(m128d a,m128d b)
	m128d _mm_cmpnge_sd(m128d a,m128d b)
	m128d _mm_cmpord_sd(m128d a,m128d b)
	m128d _mm_cmpunord_sd(m128d a,m128d b)
CMPSS	m128 _mm_cmpeq_ss(m128 a,m128 b)
	m128 _mm_cmplt_ss(m128 a,m128 b)
	m128 _mm_cmple_ss(m128 a,m128 b)
	m128 _mm_cmpgt_ss(m128 a,m128 b)
	m128 _mm_cmpge_ss(m128 a,m128 b)
	m128 _mm_cmpneq_ss(m128 a,m128 b)
	m128 _mm_cmpnlt_ss(m128 a,m128 b)
	m128 _mm_cmpnle_ss(m128 a,m128 b)
	m128 _mm_cmpngt_ss(m128 a,m128 b)
	m128 _mm_cmpnge_ss(m128 a,m128 b)
	m128 _mm_cmpord_ss(m128 a,m128 b)
	m128 _mm_cmpunord_ss(m128 a,m128 b)
COMISD	int _mm_comieq_sd(m128d a,m128d b)
	int _mm_comilt_sd(m128d a,m128d b)
	int _mm_comile_sd(m128d a,m128d b)
	int _mm_comigt_sd(m128d a,m128d b)
	int _mm_comige_sd(m128d a,m128d b)
	int _mm_comineq_sd(m128d a,m128d b)

Mnemonic	Intrinsic
COMISS	int _mm_comieq_ss(m128 a,m128 b)
	int _mm_comilt_ss(m128 a,m128 b)
	int _mm_comile_ss(m128 a,m128 b)
	int _mm_comigt_ss(m128 a,m128 b)
	int _mm_comige_ss(m128 a,m128 b)
	int _mm_comineq_ss(m128 a,m128 b)
CVTDQ2PD	m128d _mm_cvtepi32_pd(m128i a)
CVTDQ2PS	m128 _mm_cvtepi32_ps(m128i a)
CVTPD2DQ	m128i _mm_cvtpd_epi32(m128d a)
CVTPD2PI	m64 _mm_cvtpd_pi32(m128d a)
CVTPD2PS	m128 _mm_cvtpd_ps(m128d a)
CVTPI2PD	m128d _mm_cvtpi32_pd(m64 a)
CVTPI2PS	m128 _mm_cvt_pi2ps(m128 a,m64 b) m128 _mm_cvtpi32_ps(m128 a,m64 b)
CVTPS2DQ	m128i _mm_cvtps_epi32(m128 a)
CVTPS2PD	m128d _mm_cvtps_pd(m128 a)
CVTPS2PI	m64 _mm_cvt_ps2pi(m128 a) m64 _mm_cvtps_pi32(m128 a)
CVTSD2SI	int _mm_cvtsd_si32(m128d a)
CVTSD2SS	m128 _mm_cvtsd_ss(m128 a,m128d b)
CVTSI2SD	m128d _mm_cvtsi32_sd(m128d a, int b)
CVTSI2SS	m128 _mm_cvt_si2ss(m128 a, int b) m128 _mm_cvtsi32_ss(m128a, int b)
CVTSS2SD	m128d _mm_cvtss_sd(m128d a,m128 b)
CVTSS2SI	int _mm_cvt_ss2si(m128 a) int _mm_cvtss_si32(m128 a)
CVTTPD2DQ	m128i _mm_cvttpd_epi32(m128d a)
CVTTPD2PI	m64 _mm_cvttpd_pi32(m128d a)
CVTTPS2DQ	m128i _mm_cvttps_epi32(m128 a)
CVTTPS2PI	m64 _mm_cvtt_ps2pi(m128 a) m64 _mm_cvttps_pi32(m128 a)
CVTTSD2SI	int _mm_cvttsd_si32(m128d a)
CVTTSS2SI	int _mm_cvtt_ss2si(m128 a) int _mm_cvttss_si32(m128 a)
	m64 _mm_cvtsi32_si64(int i)

Maaaaaia	Table C-1. Simple Intrinsics (Contd.)
Mnemonic	Intrinsic
	int _mm_cvtsi64_si32(m64 m)
DIVPD	m128d _mm_div_pd(m128d a,m128d b)
DIVPS	m128 _mm_div_ps(m128 a,m128 b)
DIVSD	m128d _mm_div_sd(m128d a,m128d b)
DIVSS	m128 _mm_div_ss(m128 a,m128 b)
EMMS	void _mm_empty()
HADDPD	m128d _mm_hadd_pd(m128d a,m128d b)
HADDPS	m128 _mm_hadd_ps(m128 a,m128 b)
HSUBPD	m128d _mm_hsub_pd(m128d a,m128d b)
HSUBPS	m128 _mm_hsub_ps(m128 a,m128 b)
LDDQU	m128i _mm_lddqu_si128(m128i const *p)
LDMXCSR	mm_setcsr(unsigned int i)
LFENCE	void _mm_lfence(void)
MASKMOVDQU	void _mm_maskmoveu_si128(m128i d,m128i n, char *p)
MASKMOVQ	void _mm_maskmove_si64(m64 d,m64 n, char *p)
MAXPD	m128d _mm_max_pd(m128d a,m128d b)
MAXPS	m128 _mm_max_ps(m128 a,m128 b)
MAXSD	m128d _mm_max_sd(m128d a,m128d b)
MAXSS	m128 _mm_max_ss(m128 a,m128 b)
MFENCE	void _mm_mfence(void)
MINPD	m128d _mm_min_pd(m128d a,m128d b)
MINPS	m128 _mm_min_ps(m128 a,m128 b)
MINSD	m128d _mm_min_sd(m128d a,m128d b)
MINSS	m128 _mm_min_ss(m128 a,m128 b)
MONITOR	void _mm_monitor(void const *p, unsigned extensions, unsigned hints)
MOVAPD	m128d _mm_load_pd(double * p)
	void_mm_store_pd(double *p,m128d a)
MOVAPS	m128 _mm_load_ps(float * p)
	void_mm_store_ps(float *p,m128 a)
MOVD	m128i _mm_cvtsi32_si128(int a)
	int _mm_cvtsi128_si32(m128i a)
	m64 _mm_cvtsi32_si64(int a)
	int _mm_cvtsi64_si32(m64 a)

Mnemonic	Intrinsic
MOVDDUP	m128d _mm_movedup_pd(m128d a) m128d _mm_loaddup_pd(double const * dp)
MOVDQA	m128i _mm_load_si128(m128i * p)
	void_mm_store_si128(m128i *p,m128i a)
MOVDQU	m128i _mm_loadu_si128(m128i * p)
	void_mm_storeu_si128(m128i *p,m128i a)
MOVDQ2Q	m64 _mm_movepi64_pi64(m128i a)
MOVHLPS	m128 _mm_movehl_ps(m128 a,m128 b)
MOVHPD	m128d _mm_loadh_pd(m128d a, double * p)
	void _mm_storeh_pd(double * p,m128d a)
MOVHPS	m128 _mm_loadh_pi(m128 a,m64 * p)
	void _mm_storeh_pi(m64 * p,m128 a)
MOVLPD	m128d _mm_loadl_pd(m128d a, double * p)
	void _mm_storel_pd(double * p,m128d a)
MOVLPS	m128 _mm_loadl_pi(m128 a,m64 *p)
	void_mm_storel_pi(m64 * p,m128 a)
MOVLHPS	m128 _mm_movelh_ps(m128 a,m128 b)
MOVMSKPD	int _mm_movemask_pd(m128d a)
MOVMSKPS	int _mm_movemask_ps(m128 a)
MOVNTDQ	void_mm_stream_si128(m128i * p,m128i a)
MOVNTPD	void_mm_stream_pd(double * p,m128d a)
MOVNTPS	void_mm_stream_ps(float * p,m128 a)
MOVNTI	void_mm_stream_si32(int * p, int a)
MOVNTQ	void_mm_stream_pi(m64 * p,m64 a)
MOVQ	m128i _mm_loadl_epi64(m128i * p)
	void_mm_storel_epi64(_m128i * p,m128i a)
	m128i _mm_move_epi64(m128i a)
MOVQ2DQ	m128i _mm_movpi64_epi64(m64 a)
MOVSD	m128d _mm_load_sd(double * p)
	void_mm_store_sd(double * p,m128d a)
	m128d _mm_move_sd(m128d a,m128d b)
MOVSHDUP	m128 _mm_movehdup_ps(m128 a)
MOVSLDUP	m128 _mm_moveldup_ps(m128 a)

Mnemonic	Intrinsic
MOVSS	m128 _mm_load_ss(float * p)
	void_mm_store_ss(float * p,m128 a)
	m128 _mm_move_ss(m128 a,m128 b)
MOVUPD	m128d _mm_loadu_pd(double * p)
	void_mm_storeu_pd(double *p,m128d a)
MOVUPS	m128 _mm_loadu_ps(float * p)
	void_mm_storeu_ps(float *p,m128 a)
MULPD	m128d _mm_mul_pd(m128d a,m128d b)
MULPS	m128 _mm_mul_ss(m128 a,m128 b)
MULSD	m128d _mm_mul_sd(m128d a,m128d b)
MULSS	m128 _mm_mul_ss(m128 a,m128 b)
MWAIT	void _mm_mwait(unsigned extensions, unsigned hints)
ORPD	m128d _mm_or_pd(m128d a,m128d b)
ORPS	m128 _mm_or_ps(m128 a,m128 b)
PABSB	m64 _mm_abs_pi8 (m64 a)
	m128i _mm_abs_epi8 (m128i a)
PABSD	m64 _mm_abs_pi32 (m64 a)
	m128i _mm_abs_epi32 (m128i a)
PABSW	m64 _mm_abs_pi16 (m64 a)
	m128i _mm_abs_epi16 (m128i a)
PACKSSWB	m128i _mm_packs_epi16(m128i m1,m128i m2)
PACKSSWB	m64 _mm_packs_pi16(m64 m1,m64 m2)
PACKSSDW	m128i _mm_packs_epi32 (m128i m1,m128i m2)
PACKSSDW	m64 _mm_packs_pi32 (m64 m1,m64 m2)
PACKUSWB	m128i _mm_packus_epi16(m128i m1,m128i m2)
PACKUSWB	m64 _mm_packs_pu16(m64 m1,m64 m2)
PADDB	m128i _mm_add_epi8(m128i m1,m128i m2)
PADDB	m64 _mm_add_pi8(m64 m1,m64 m2)
PADDW	m128i _mm_addw_epi16(m128i m1,m128i m2)
PADDW	m64 _mm_addw_pi16(m64 m1,m64 m2)
PADDD	m128i _mm_add_epi32(m128i m1,m128i m2)
PADDD	m64 _mm_add_pi32(m64 m1,m64 m2)
PADDQ	m128i _mm_add_epi64(m128i m1,m128i m2)

Mnemonic	Intrinsic
PADDQ	m64 _mm_add_si64(m64 m1,m64 m2)
PADDSB	m128i _mm_adds_epi8(m128i m1,m128i m2)
PADDSB	m64 _mm_adds_pi8(m64 m1,m64 m2)
PADDSW	m128i _mm_adds_epi16(m128i m1,m128i m2)
PADDSW	m64 _mm_adds_pi16(m64 m1,m64 m2)
PADDUSB	m128i _mm_adds_epu8(m128i m1,m128i m2)
PADDUSB	m64 _mm_adds_pu8(m64 m1,m64 m2)
PADDUSW	m128i _mm_adds_epu16(m128i m1,m128i m2)
PADDUSW	m64 _mm_adds_pu16(m64 m1,m64 m2)
PALIGNR	m64 _mm_alignr_pi8 (m64 a,m64 b, int n)
	m128i _mm_alignr_epi8 (m128i a,m128i b, int n)
PAND	m128i _mm_and_si128(m128i m1,m128i m2)
PAND	m64 _mm_and_si64(m64 m1,m64 m2)
PANDN	m128i _mm_andnot_si128(m128i m1,m128i m2)
PANDN	m64 _mm_andnot_si64(m64 m1,m64 m2)
PAUSE	void _mm_pause(void)
PAVGB	m128i _mm_avg_epu8(m128i a,m128i b)
PAVGB	m64 _mm_avg_pu8(m64 a,m64 b)
PAVGW	m128i _mm_avg_epu16(m128i a,m128i b)
PAVGW	m64 _mm_avg_pu16(m64 a,m64 b)
PCMPEQB	m128i _mm_cmpeq_epi8(m128i m1,m128i m2)
PCMPEQB	m64 _mm_cmpeq_pi8(m64 m1,m64 m2)
PCMPEQW	m128i _mm_cmpeq_epi16 (m128i m1,m128i m2)
PCMPEQW	m64 _mm_cmpeq_pi16 (m64 m1,m64 m2)
PCMPEQD	m128i _mm_cmpeq_epi32(m128i m1,m128i m2)
PCMPEQD	m64 _mm_cmpeq_pi32(m64 m1,m64 m2)
PCMPGTB	m128i _mm_cmpgt_epi8 (m128i m1,m128i m2)
PCMPGTB	m64 _mm_cmpgt_pi8 (m64 m1,m64 m2)
PCMPGTW	m128i _mm_cmpgt_epi16(m128i m1,m128i m2)
PCMPGTW	m64 _mm_cmpgt_pi16 (m64 m1,m64 m2)
PCMPGTD	m128i _mm_cmpgt_epi32(m128i m1,m128i m2)
PCMPGTD	m64 _mm_cmpgt_pi32(m64 m1,m64 m2)
PEXTRW	int _mm_extract_epi16(m128i a, int n)
	· · · · · · · · · · · · · · · · · · ·

Mnemonic	Intrinsic
PEXTRW	int _mm_extract_pi16(m64 a, int n)
PHADDD	m64 _mm_hadd_pi32 (m64 a,m64 b)
	m128i _mm_hadd_epi32 (m128i a,m128i b)
PHADDSW	m64 _mm_hadds_pi16 (m64 a,m64 b)
	m128i _mm_hadds_epi16 (m128i a,m128i b)
PHADDW	m64 _mm_hadd_pi16 (m64 a,m64 b)
	m128i _mm_hadd_epi16 (m128i a,m128i b)
PHSUBD	m64 _mm_hsub_pi32 (m64 a,m64 b)
	m128i _mm_hsub_epi32 (m128i a,m128i b)
PHSUBSW	m64 _mm_hsubs_pi16 (m64 a,m64 b)
	m128i _mm_hsubs_epi16 (m128i a,m128i b)
PHSUBW	m64 _mm_hsub_pi16 (m64 a,m64 b)
	m128i _mm_hsub_epi16 (m128i a,m128i b)
PINSRW	m128i _mm_insert_epi16(m128i a, int d, int n)
PINSRW	m64 _mm_insert_pi16(m64 a, int d, int n)
PMADDUBSW	m64 _mm_maddubs_pi16 (m64 a,m64 b)
	m128i _mm_maddubs_epi16 (m128i a,m128i b)
PMADDWD	m128i _mm_madd_epi16(m128i m1m128i m2)
PMADDWD	m64 _mm_madd_pi16(m64 m1,m64 m2)
PMAXSW	m128i _mm_max_epi16(m128i a,m128i b)
PMAXSW	m64 _mm_max_pi16(m64 a,m64 b)
PMAXUB	m128i _mm_max_epu8(m128i a,m128i b)
PMAXUB	m64 _mm_max_pu8(m64 a,m64 b)
PMINSW	m128i _mm_min_epi16(m128i a,m128i b)
PMINSW	m64 _mm_min_pi16(m64 a,m64 b)
PMINUB	m128i _mm_min_epu8(m128i a,m128i b)
PMINUB	m64 _mm_min_pu8(m64 a,m64 b)
PMOVMSKB	int _mm_movemask_epi8(m128i a)
PMOVMSKB	int _mm_movemask_pi8(m64 a)
PMULHRSW	m64 _mm_mulhrs_pi16 (m64 a,m64 b)
	m128i _mm_mulhrs_epi16 (m128i a,m128i b)
PMULHUW	m128i _mm_mulhi_epu16(m128i a,m128i b)
PMULHUW	m64 _mm_mulhi_pu16(m64 a,m64 b)

Mnemonic	Intrinsic
PMULHW	m128i _mm_mulhi_epi16(m128i m1,m128i m2)
PMULHW	m64 _mm_mulhi_pi16(m64 m1,m64 m2)
PMULLW	m128i _mm_mullo_epi16(m128i m1,m128i m2)
PMULLW	m64 _mm_mullo_pi16(m64 m1,m64 m2)
PMULUDQ	m64 _mm_mul_su32(m64 m1,m64 m2)
	m128i _mm_mul_epu32(m128i m1,m128i m2)
POR	m64 _mm_or_si64(m64 m1,m64 m2)
POR	m128i _mm_or_si128(m128i m1,m128i m2)
PREFETCHh	void _mm_prefetch(char *a, int sel)
PSADBW	m128i _mm_sad_epu8(m128i a,m128i b)
PSADBW	m64 _mm_sad_pu8(m64 a,m64 b)
PSHUFB	m64 _mm_shuffle_pi8 (m64 a,m64 b)
	m128i _mm_shuffle_epi8 (m128i a,m128i b)
PSHUFD	m128i _mm_shuffle_epi32(m128i a, int n)
PSHUFHW	m128i _mm_shufflehi_epi16(m128i a, int n)
PSHUFLW	m128i _mm_shufflelo_epi16(m128i a, int n)
PSHUFW	m64 _mm_shuffle_pi16(m64 a, int n)
PSIGNB	m64 _mm_sign_pi8 (m64 a,m64 b)
	m128i _mm_sign_epi8 (m128i a,m128i b)
PSIGND	m64 _mm_sign_pi32 (m64 a,m64 b)
	m128i _mm_sign_epi32 (m128i a,m128i b)
PSIGNW	m64 _mm_sign_pi16 (m64 a,m64 b)
	m128i _mm_sign_epi16 (m128i a,m128i b)
PSLLW	m128i _mm_sll_epi16(m128i m,m128i count)
PSLLW	m128i _mm_slli_epi16(m128i m, int count)
PSLLW	m64 _mm_sll_pi16(m64 m,m64 count)
	m64 _mm_slli_pi16(m64 m, int count)
PSLLD	m128i _mm_slli_epi32(m128i m, int count)
	m128i _mm_sll_epi32(m128i m,m128i count)
PSLLD	m64 _mm_slli_pi32(m64 m, int count)
	m64 _mm_sll_pi32(m64 m,m64 count)
PSLLQ	m64 _mm_sll_si64(m64 m,m64 count)
	m64 _mm_slli_si64(m64 m, int count)

Mnemonic	Intrinsic
PSLLQ	m128i _mm_sll_epi64(m128i m,m128i count)
	m128i _mm_slli_epi64(m128i m, int count)
PSLLDQ	m128i _mm_slli_si128(m128i m, int imm)
PSRAW	m128i _mm_sra_epi16(m128i m,m128i count)
	m128i _mm_srai_epi16(m128i m, int count)
PSRAW	m64 _mm_sra_pi16(m64 m,m64 count)
	m64 _mm_srai_pi16(m64 m, int count)
PSRAD	m128i _mm_sra_epi32 (m128i m,m128i count)
	m128i _mm_srai_epi32 (m128i m, int count)
PSRAD	m64 _mm_sra_pi32 (m64 m,m64 count)
	m64 _mm_srai_pi32 (m64 m, int count)
PSRLW	_m128i _mm_srl_epi16 (m128i m,m128i count)
	m128i _mm_srli_epi16 (m128i m, int count)
	m64 _mm_srl_pi16 (m64 m,m64 count)
	m64 _mm_srli_pi16(m64 m, int count)
PSRLD	m128i _mm_srl_epi32 (m128i m,m128i count)
	m128i _mm_srli_epi32 (m128i m, int count)
PSRLD	m64 _mm_srl_pi32 (m64 m,m64 count)
	m64 _mm_srli_pi32 (m64 m, int count)
PSRLQ	m128i _mm_srl_epi64 (m128i m,m128i count)
	m128i _mm_srli_epi64 (m128i m, int count)
PSRLQ	m64 _mm_srl_si64 (m64 m,m64 count)
	m64 _mm_srli_si64 (m64 m, int count)
PSRLDQ	m128i _mm_srli_si128(m128i m, int imm)
PSUBB	m128i _mm_sub_epi8(m128i m1,m128i m2)
PSUBB	m64 _mm_sub_pi8(m64 m1,m64 m2)
PSUBW	m128i _mm_sub_epi16(m128i m1,m128i m2)
PSUBW	m64 _mm_sub_pi16(m64 m1,m64 m2)
PSUBD	m128i _mm_sub_epi32(m128i m1,m128i m2)
PSUBD	m64 _mm_sub_pi32(m64 m1,m64 m2)
PSUBQ	m128i _mm_sub_epi64(m128i m1,m128i m2)
PSUBQ	m64 _mm_sub_si64(m64 m1,m64 m2)
PSUBSB	m128i _mm_subs_epi8(m128i m1,m128i m2)

Mnemonic	Intrinsic
PSUBSB	m64 _mm_subs_pi8(m64 m1,m64 m2)
PSUBSW	m128i _mm_subs_epi16(m128i m1,m128i m2)
PSUBSW	m64 _mm_subs_pi16(m64 m1,m64 m2)
PSUBUSB	m128i _mm_subs_epu8(m128i m1,m128i m2)
PSUBUSB	m64 _mm_subs_pu8(m64 m1,m64 m2)
PSUBUSW	m128i _mm_subs_epu16(m128i m1,m128i m2)
PSUBUSW	m64 _mm_subs_pu16(m64 m1,m64 m2)
PUNPCKHBW	m64 _mm_unpackhi_pi8(m64 m1,m64 m2)
PUNPCKHBW	m128i _mm_unpackhi_epi8(m128i m1,m128i m2)
PUNPCKHWD	m64 _mm_unpackhi_pi16(m64 m1,m64 m2)
PUNPCKHWD	m128i _mm_unpackhi_epi16(m128i m1,m128i m2)
PUNPCKHDQ	m64 _mm_unpackhi_pi32(m64 m1,m64 m2)
PUNPCKHDQ	m128i _mm_unpackhi_epi32(m128i m1,m128i m2)
PUNPCKHQDQ	m128i _mm_unpackhi_epi64(m128i m1,m128i m2)
PUNPCKLBW	m64 _mm_unpacklo_pi8 (m64 m1,m64 m2)
PUNPCKLBW	m128i _mm_unpacklo_epi8 (m128i m1,m128i m2)
PUNPCKLWD	m64 _mm_unpacklo_pi16(m64 m1,m64 m2)
PUNPCKLWD	m128i _mm_unpacklo_epi16(m128i m1,m128i m2)
PUNPCKLDQ	m64 _mm_unpacklo_pi32(m64 m1,m64 m2)
PUNPCKLDQ	m128i _mm_unpacklo_epi32(m128i m1,m128i m2)
PUNPCKLQDQ	m128i _mm_unpacklo_epi64(m128i m1,m128i m2)
PXOR	m64 _mm_xor_si64(m64 m1,m64 m2)
PXOR	m128i _mm_xor_si128(m128i m1,m128i m2)
RCPPS	m128 _mm_rcp_ps(m128 a)
RCPSS	m128 _mm_rcp_ss(m128 a)
RSQRTPS	m128 _mm_rsqrt_ps(m128 a)
RSQRTSS	m128 _mm_rsqrt_ss(m128 a)
SFENCE	void_mm_sfence(void)
SHUFPD	m128d _mm_shuffle_pd(m128d a,m128d b, unsigned int imm8)
SHUFPS	m128 _mm_shuffle_ps(m128 a,m128 b, unsigned int imm8)
SQRTPD	m128d _mm_sqrt_pd(m128d a)
SQRTPS	m128 _mm_sqrt_ps(m128 a)
SQRTSD	m128d _mm_sqrt_sd(m128d a)

Mnemonic	Intrinsic
SQRTSS	m128 _mm_sqrt_ss(m128 a)
STMXCSR	_mm_getcsr(void)
SUBPD	m128d _mm_sub_pd(m128d a,m128d b)
SUBPS	m128 _mm_sub_ps(m128 a,m128 b)
SUBSD	m128d _mm_sub_sd(m128d a,m128d b)
SUBSS	m128 _mm_sub_ss(m128 a,m128 b)
UCOMISD	int _mm_ucomieq_sd(m128d a,m128d b)
	int _mm_ucomilt_sd(m128d a,m128d b)
	int _mm_ucomile_sd(m128d a,m128d b)
	int _mm_ucomigt_sd(m128d a,m128d b)
	int _mm_ucomige_sd(m128d a,m128d b)
	int _mm_ucomineq_sd(m128d a,m128d b)
UCOMISS	int _mm_ucomieq_ss(m128 a,m128 b)
	int _mm_ucomilt_ss(m128 a,m128 b)
	int _mm_ucomile_ss(m128 a,m128 b)
	int _mm_ucomigt_ss(m128 a,m128 b)
	int _mm_ucomige_ss(m128 a,m128 b)
	int _mm_ucomineq_ss(m128 a,m128 b)
UNPCKHPD	m128d _mm_unpackhi_pd(m128d a,m128d b)
UNPCKHPS	m128 _mm_unpackhi_ps(m128 a,m128 b)
UNPCKLPD	m128d _mm_unpacklo_pd(m128d a,m128d b)
UNPCKLPS	m128 _mm_unpacklo_ps(m128 a,m128 b)
XORPD	m128d _mm_xor_pd(m128d a,m128d b)
XORPS	m128 _mm_xor_ps(m128 a,m128 b)

## C.2 COMPOSITE INTRINSICS

### Table C-2. Composite Intrinsics

Mnemonic	Intrinsic
(composite)	m128i _mm_set_epi64(m64 q1,m64 q0)
(composite)	m128i _mm_set_epi32(int i3, int i2, int i1, int i0)
(composite)	m128i _mm_set_epi16(short w7,short w6, short w5, short w4, short w3, short w2, short w1,short w0)
(composite)	m128i _mm_set_epi8(char w15,char w14, char w13, char w12, char w11, char w10, char w9, char w8, char w7,char w6, char w5, char w4, char w3, char w2,char w1, char w0)
(composite)	m128i _mm_set1_epi64(m64 q)
(composite)	m128i _mm_set1_epi32(int a)
(composite)	m128i _mm_set1_epi16(short a)
(composite)	m128i _mm_set1_epi8(char a)
(composite)	m128i _mm_setr_epi64(m64 q1,m64 q0)
(composite)	m128i _mm_setr_epi32(int i3, int i2, int i1, int i0)
(composite)	m128i _mm_setr_epi16(short w7,short w6, short w5, short w4, short w3, short w2, short w, short w0)
(composite)	m128i _mm_setr_epi8(char w15,char w14, char w13, char w12, char w11, char w10, char w9, char w8,char w7, char w6,char w5, char w4, char w3, char w2,char w1,char w0)
(composite)	m128i _mm_setzero_si128()
(composite)	m128 _mm_set_ps1(float w) m128 _mm_set1_ps(float w)
(composite)	m128cmm_set1_pd(double w)
(composite)	m128d _mm_set_sd(double w)
(composite)	m128d _mm_set_pd(double z, double y)
(composite)	m128 _mm_set_ps(float z, float y, float x, float w)
(composite)	m128d _mm_setr_pd(double z, double y)
(composite)	m128 _mm_setr_ps(float z, float y, float x, float w)
(composite)	m128d _mm_setzero_pd(void)
(composite)	m128 _mm_setzero_ps(void)

Mnemonic	Intrinsic
MOVSD + shuffle	m128d _mm_load_pd(double * p) m128d _mm_load1_pd(double *p)
MOVSS + shuffle	m128 _mm_load_ps1(float * p) m128 _mm_load1_ps(float *p)
MOVAPD + shuffle	m128d _mm_loadr_pd(double * p)
MOVAPS + shuffle	m128 _mm_loadr_ps(float * p)
MOVSD + shuffle	void _mm_store1_pd(double *p,m128d a)
MOVSS + shuffle	void _mm_store_ps1(float * p,m128 a) void _mm_store1_ps(float *p,m128 a)
MOVAPD + shuffle	_mm_storer_pd(double * p,m128d a)
MOVAPS + shuffle	_mm_storer_ps(float * p,m128 a)

#### Table C-2. Composite Intrinsics (Contd.)

## INDEX FOR VOLUMES 2A & 2B

#### **Numerics**

64-bit mode control and debug registers, 2-15 default operand size, 2-15 direct memory-offset MOVs, 2-14 general purpose encodings, B-24 immediates, 2-14 introduction, 2-9 machine instructions, B-1 reg (reg) field, B-4 REX prefixes, 2-9, B-2 RIP-relative addressing, 2-14 SIMD encodings, B-54 special instruction encodings, B-92 summary table notation, 3-7

#### Α

AAA instruction, 3-19 AAD instruction, 3-21 AAM instruction, 3-23 AAS instruction, 3-25 Access rights, segment descriptor, 3-513 ADC instruction, 3-27, 3-541 ADD instruction, 3-19, 3-30, 3-256, 3-541 ADDPD instruction, 3-33 ADDPS instruction, 3-36 Addressing methods RIP-relative, 2-14 Addressing, segments, 1-5 ADDSD instruction, 3-39 ADDSS instruction, 3-42 ADDSUBPD instruction, 3-45 ADDSUBPS instruction, 3-48 AND instruction, 3-52, 3-541 ANDNPD instruction, 3-59 ANDNPS instruction, 3-61 ANDPD instruction, 3-55 ANDPS instruction, 3-57 Arctangent, x87 FPU operation, 3-354 ARPL instruction, 3-63

#### В

B (default stack size) flag, segment descriptor, 4-213 Base (operand addressing), 2-4 BCD integers packed, 3-256, 3-258, 3-292, 3-294 unpacked, 3-19, 3-21, 3-23, 3-25 Binary numbers, 1-5 Bit order, 1-3 BOUND instruction, 3-65 BOUND range exceeded exception (#BR), 3-65 Branch hints, 2-2 Brand information, 3-180 processor brand index, 3-183 processor brand string, 3-181 BSF instruction, 3-68 BSR instruction, 3-70 BSWAP instruction, 3-72 BT instruction, 3-74 BTC instruction, 3-77, 3-541 BTR instruction, 3-80, 3-541 BTS instruction, 3-83, 3-541 Byte order, 1-3

#### С

Cache and TLB information, 3-176 Caches, invalidating (flushing), 3-480, 4-399 CALL instruction, 3-86 CBW instruction, 3-104 CDQ instruction, 3-254 CDQE instruction, 3-104 CF (carry) flag, EFLAGS register, 3-30, 3-74, 3-77, 3-80, 3-83, 3-105, 3-114, 3-260, 3-453, 3-459, 3-681, 4-229, 4-283, 4-298, 4-301, 4-330, 4-344 CLC instruction, 3-105 CLD instruction, 3-106 CLFLUSH instruction, 3-107 CPUID flag, 3-175 CLI instruction, 3-109 CLTS instruction, 3-112 CMC instruction, 3-114 CMOVcc flag, 3-175 CMOVcc instructions, 3-115 CPUID flag, 3-175 CMP instruction, 3-122 CMPPD instruction, 3-125 CMPPS instruction, 3-130 CMPS instruction, 3-134, 4-250 CMPSB instruction, 3-134 CMPSD instruction, 3-134, 3-140 CMPSQ instruction, 3-134 CMPSS instruction, 3-144 CMPSW instruction, 3-134 CMPXCHG instruction, 3-148, 3-541 CMPXCHG16B instruction, 3-151 CPUID bit, 3-172 CMPXCHG8B instruction, 3-151 CPUID flag, 3-174 COMISD instruction, 3-154 COMISS instruction, 3-157 Compatibility mode introduction, 2-9 see 64-bit mode summary table notation, 3-7

#### **INDEX**

Compatibility, software, 1-4 compilers documentation, 1-8 Condition code flags, EFLAGS register, 3-115 Condition code flags, x87 FPU status word flags affected by instructions, 3-15 setting, 3-404, 3-406, 3-409 Conditional jump, 3-495 Conforming code segment, 3-514 Constants (floating point), loading, 3-342 Control registers, moving values to and from, 3-597 Cosine, x87 FPU operation, 3-310, 3-379 CPL, 3-109, 4-394 CPUID instruction, 3-160, 3-175 36-bit page size extension, 3-175 AP-485, 1-8 APIC on-chip, 3-174 basic CPUID information, 3-161 cache and TLB characteristics, 3-161, 3-177 CLFLUSH flag, 3-175 CLFLUSH instruction cache line size, 3-170 CMPXCHG16B flag, 3-172 CMPXCHG8B flag, 3-174 CPL qualified debug store, 3-172 debug extensions, CR4.DE, 3-174 debug store supported, 3-175 deterministic cache parameters leaf, 3-162 extended function information, 3-165 feature information, 3-173 FPU on-chip, 3-173 FSAVE flag, 3-175 FXRSTOR flag, 3-175 HT technology flag, 3-176 IA-32e mode available, 3-166 input limits for EAX, 3-167 L1 Context ID, 3-172 local APIC physical ID, 3-171 machine check architecture, 3-175 machine check exception, 3-174 memory type range registers, 3-174 MONITOR feature information, 3-180 MONITOR/MWAIT flag, 3-172 MONITOR/MWAIT leaf, 3-163, 3-164, 3-165 MWAIT feature information, 3-180 page attribute table, 3-175 page size extension, 3-174 performance monitoring features, 3-180 physical address bits, 3-167 physical address extension, 3-174 power management, 3-180 processor brand index, 3-170, 3-180 processor brand string, 3-166, 3-180 processor serial number, 3-162, 3-175 processor type field, 3-170 PTE global bit, 3-174 RDMSR flag, 3-174 returned in EBX, 3-170 returned in ECX & EDX, 3-171

self snoop, 3-176 SpeedStep technology, 3-172 SS2 extensions flag, 3-175 SSE extensions flag, 3-175 SSE3 extensions flag, 3-172 SSSE3 extensions flag, 3-172 SYSENTER flag, 3-174 SYSEXIT flag, 3-174 thermal management, 3-180 thermal monitor, 3-172, 3-175, 3-176 time stamp counter, 3-174 using CPUID, 3-160 vendor ID string, 3-168 version information, 3-161, 3-180 virtual 8086 Mode flag, 3-173 virtual address bits, 3-167 WRMSR flag, 3-174 CQO instruction, 3-254 CR0 control register, 4-315 CS register, 3-87, 3-466, 3-484, 3-502, 3-592, 4-128 CVTDQ2PD instruction, 3-189 CVTDQ2PS instruction, 3-191 CVTPD2DQ instruction, 3-194 CVTPD2PI instruction, 3-197 CVTPD2PS instruction, 3-200 CVTPI2PD instruction, 3-203 CVTPI2PS instruction, 3-206 CVTPS2DQ instruction, 3-209 CVTPS2PD instruction, 3-212 CVTPS2PI instruction, 3-215 CVTSD2SI instruction, 3-218 CVTSD2SS instruction, 3-221 CVTSI2SD instruction, 3-224 CVTSI2SS instruction, 3-227 CVTSS2SD instruction, 3-230 CVTSS2SI instruction, 3-233 CVTTPD2DQ instruction, 3-239 CVTTPD2PI instruction, 3-236 CVTTPS2DQ instruction, 3-242 CVTTPS2PI instruction, 3-245 CVTTSD2SI instruction, 3-248 CVTTSS2SI instruction, 3-251 CWD instruction, 3-254 CWDE instruction, 3-104 C/C++ compiler intrinsics compiler functional equivalents, C-1 composite, C-15 description of, 3-12 lists of, C-1 simple, C-2

#### D

D (default operation size) flag, segment descriptor, 4-128, 4-134, 4-213 DAA instruction, 3-256 DAS instruction, 3-258 Debug registers, moving value to and from, 3-600 DEC instruction, 3-260, 3-541 Denormalized finite number, 3-409 DF (direction) flag, EFLAGS register, 3-106, 3-136, 3-462, 3-544, 3-655, 4-18, 4-287, 4-331 Displacement (operand addressing), 2-4 DIV instruction, 3-262 Divide error exception (#DE), 3-262 DIVPD instruction, 3-266 DIVPD instruction, 3-269 DIVSD instruction, 3-272 DIVSS instruction, 3-275 DS register, 3-135, 3-522, 3-543, 3-654, 4-17

#### Ε

EDI register, 4-286, 4-331, 4-337 Effective address, 3-528 EFLAGS register condition codes, 3-119, 3-301, 3-307 flags affected by instructions, 3-14 loading, 3-511 popping, 4-136 popping on return from interrupt, 3-484 pushing, 4-220 pushing on interrupts, 3-466 saving. 4-273 status flags, 3-122, 3-498, 4-292, 4-373 EIP register, 3-87, 3-466, 3-484, 3-502 EMMS instruction, 3-278 Encodings See machine instructions, opcodes ENTER instruction. 3-280 ES register, 3-522, 4-17, 4-286, 4-337 ESI register, 3-135, 3-543, 3-544, 3-654, 4-17, 4-331 ESP register, 3-87, 4-128 Exceptions BOUND range exceeded (#BR), 3-65 notation. 1-6 overflow exception (#OF), 3-465 returning from, 3-484 Exponent, extracting from floating-point number, 3-426Extract exponent and significand, x87 FPU operation, 3-426

#### F

F2XM1 instruction, 3-284, 3-426 FABS instruction, 3-286 FADD instruction, 3-288 FADDP instruction, 3-288 Far pointer, loading, 3-522 Far return, RET instruction, 4-253 FBLD instruction, 3-292 FBSTP instruction, 3-294 FCHS instruction, 3-297 FCLEX instruction, 3-299 FCMOVcc instructions, 3-301 FCOM instruction, 3-303 FCOMI instruction, 3-307 FCOMIP instruction, 3-307 FCOMP instruction, 3-303 FCOMPP instruction, 3-303 FCOS instruction, 3-310 FDECSTP instruction, 3-312 FDIV instruction, 3-314 FDIVP instruction, 3-314 FDIVR instruction, 3-318 FDIVRP instruction, 3-318 Feature information, processor, 3-160 FFREE instruction, 3-322 FIADD instruction, 3-288 FICOM instruction, 3-323 FICOMP instruction, 3-323 FIDIV instruction, 3-314 FIDIVR instruction, 3-318 FILD instruction, 3-326 FIMUL instruction, 3-349 FINCSTP instruction, 3-328 FINIT instruction, 3-330 FINIT/FNINIT instructions, 3-371 FIST instruction, 3-332 FISTP instruction, 3-332 FISTTP instruction, 3-336 FISUB instruction, 3-396 FISUBR instruction, 3-400 FLD instruction, 3-339 FLD1 instruction, 3-342 FLDCW instruction, 3-344 FLDENV instruction, 3-346 FLDL2E instruction, 3-342 FLDL2T instruction, 3-342 FLDLG2 instruction, 3-342 FLDLN2 instruction, 3-342 FLDPI instruction, 3-342 FLDZ instruction, 3-342 Floating point instructions machine encodings, B-96 Floating-point exceptions SSE and SSE2 SIMD, 3-17 x87 FPU, 3-17 Flushing caches, 3-480, 4-399 TLB entry, 3-482 FMUL instruction, 3-349 FMULP instruction, 3-349 FNCLEX instruction, 3-299 FNINIT instruction, 3-330 FNOP instruction, 3-353 FNSAVE instruction, 3-371 FNSTCW instruction, 3-387 FNSTENV instruction, 3-346, 3-390 FNSTSW instruction, 3-393 FPATAN instruction, 3-354 FPREM instruction, 3-357 FPREM1 instruction, 3-360

#### **INDEX**

FPTAN instruction, 3-363 FRNDINT instruction, 3-366 FRSTOR instruction, 3-368 FS register, 3-522 FSAVE instruction, 3-371 FSAVE/FNSAVE instructions, 3-368 FSCALE instruction, 3-375 FSIN instruction, 3-377 FSINCOS instruction, 3-379 FSORT instruction. 3-382 FST instruction, 3-384 FSTCW instruction, 3-387 FSTENV instruction, 3-390 FSTP instruction, 3-384 FSTSW instruction, 3-393 FSUB instruction, 3-396 FSUBP instruction, 3-396 FSUBR instruction, 3-400 FSUBRP instruction, 3-400 FTST instruction, 3-404 FUCOM instruction, 3-406 FUCOMI instruction, 3-307 FUCOMIP instruction, 3-307 FUCOMP instruction, 3-406 FUCOMPP instruction, 3-406 FXAM instruction, 3-409 FXCH instruction, 3-411 FXRSTOR instruction, 3-413 CPUID flag, 3-175 FXSAVE instruction, 3-416 CPUID flag, 3-175 FXTRACT instruction, 3-375, 3-426 FYL2X instruction, 3-428 FYL2XP1 instruction, 3-430

#### G

GDT (global descriptor table), 3-534, 3-537 GDTR (global descriptor table register), 3-534, 4-295 General-purpose instructions 64-bit encodings, B-24 non-64-bit encodings, B-9 General-purpose registers moving value to and from, 3-592 popping all, 4-134 pushing all, 4-217 GS register, 3-522

#### Н

HADDPD instruction, 3-432, 3-433 HADDPS instruction, 3-435 Hexadecimal numbers, 1-5 HLT instruction, 3-439 HSUBPD instruction, 3-441 HSUBPS instruction, 3-444 Hyper-Threading Technology CPUID flag, 3-176

#### 

IA-32e mode CPUID flag, 3-166 introduction, 2-9 see 64-bit mode see compatibility mode IA32\_SYSENTER\_CS MSR, 4-365, 4-368, 4-369 IA32\_SYSENTER\_EIP MSR, 4-365 IA32\_SYSENTER\_ESP MSR, 4-365 IDIV instruction, 3-448 IDT (interrupt descriptor table), 3-466, 3-534 IDTR (interrupt descriptor table register), 3-534, 4-310 IF (interrupt enable) flag, EFLAGS register, 3-109, 4-332 Immediate operands, 2-4 IMUL instruction, 3-452 IN instruction, 3-457 INC instruction, 3-459, 3-541 Index (operand addressing), 2-4 Initialization x87 FPU, 3-330 INS instruction, 3-461, 4-250 INSB instruction, 3-461 INSD instruction, 3-461 instruction encodings, B-88 Instruction format base field. 2-4 description of reference information, 3-1 displacement, 2-4 immediate, 2-4 index field, 2-4 Mod field, 2-4 ModR/M byte, 2-4 opcode, 2-3 operands, 1-5 prefixes, 2-2 reg/opcode field, 2-4 r/m field, 2-4 scale field, 2-4 SIB byte, 2-4 See also: machine instructions, opcodes Instruction reference, nomenclature, 3-1 Instruction set, reference, 3-1 INSW instruction, 3-461 INT 3 instruction, 3-465 Integer, storing, x87 FPU data type, 3-332 Intel 64 architecture definition of. 1-2 instruction format, 2-1 relation to IA-32, 1-2 Intel developer link, 1-8 Intel NetBurst microarchitecture, 1-2 Intel software network link, 1-8 Intel VTune Performance Analyzer related information, 1-8 Intel Xeon processor, 1-1 Inter-privilege level call, CALL instruction, 3-87

return, RET instruction, 4-253 Interrupts interrupt vector 4, 3-465 returning from, 3-484 software, 3-465 INTn instruction, 3-465 INTO instruction, 3-465 Intrinsics compiler functional equivalents, C-1 composite, C-15 description of, 3-12 list of, C-1 simple, C-2 INVD instruction, 3-480 INVLPG instruction, 3-482 IOPL (I/O privilege level) field, EFLAGS register, 3-109, 4-220, 4-332 IRET instruction, 3-484 IRETD instruction, 3-484

#### J

Jcc instructions, 3-495 JMP instruction, 3-501 Jump operation, 3-501

#### L

L1 Context ID. 3-172 LAHF instruction, 3-511 LAR instruction, 3-513 LDDOU instruction. 3-517 LDMXCSR instruction. 3-520 LDS instruction. 3-522 LDT (local descriptor table), 3-537 LDTR (local descriptor table register), 3-537, 4-313 LEA instruction. 3-528 LEAVE instruction, 3-531 LES instruction. 3-522 LFENCE instruction. 3-533 LFS instruction, 3-522 LGDT instruction, 3-534 LGS instruction. 3-522 LIDT instruction, 3-534 LLDT instruction. 3-537 LMSW instruction. 3-539 Load effective address operation, 3-528 LOCK prefix, 3-28, 3-31, 3-53, 3-77, 3-80, 3-83, 3-148, 3-260, 3-459, 3-541, 4-2, 4-6, 4-9, 4-283, 4-344, 4-403, 4-407, 4-412 Locking operation, 3-541 LODS instruction, 3-543, 4-250 LODSB instruction, 3-543 LODSD instruction, 3-543 LODSQ instruction, 3-543 LODSW instruction, 3-543 Log epsilon, x87 FPU operation, 3-428 Log (base 2), x87 FPU operation, 3-430

LOOP instructions, 3-547 LOOPcc instructions, 3-547 LSL instruction, 3-550 LSS instruction, 3-522 LTR instruction, 3-554

#### Μ

Machine check architecture CPUID flag, 3-175 description, 3-175 Machine instructions 64-bit mode. B-1 condition test (tttn) field. B-7 direction bit (d) field, B-8 floating-point instruction encodings, B-96 general description, B-1 general-purpose encodings, B-9–B-52 legacy prefixes, B-2 MMX encodinas. B-54–B-58 opcode fields, B-2 operand size (w) bit, B-5 P6 family encodings, B-59 Pentium processor family encodings, B-53 reg (reg) field, B-3, B-4 REX prefixes. B-2 segment register (sreg) field, B-6 sign-extend (s) bit, B-6 SIMD 64-bit encodings, B-54 special 64-bit encodings, B-92 special fields, B-2 special-purpose register (eee) field. B-7 SSE encodings, B-60-B-68 SSE2 encodings, B-69–B-85 SSE3 encodings, B-86–B-88 SSSE3 encodings, B-88–B-92 VMX encodings, B-102–B-103 See also: opcodes Machine status word, CRO register, 3-539, 4-315 MASKMOVDQU instruction, 3-557 MASKMOVQ instruction, 3-560 MAXPD instruction, 3-563 MAXPS instruction, 3-566 MAXSD instruction. 3-569 MAXSS instruction. 3-572 MFENCE instruction. 3-575 MINPD instruction. 3-576 MINPS instruction, 3-579 MINSD instruction, 3-582 MINSS instruction. 3-585 MMX instructions CPUID flag for technology, 3-175 encodings, B-54 Mod field, instruction format, 2-4 Model & family information, 3-180 ModR/M byte. 2-4 16-bit addressing forms, 2-6 32-bit addressing forms of, 2-7

description of, 2-4 MONITOR instruction, 3-588 CPUID flag, 3-172 feature data, 3-180 MOV instruction, 3-591 MOV instruction (control registers), 3-597 MOV instruction (debug registers), 3-600 MOVAPD instruction, 3-602 MOVAPS instruction, 3-604 MOVD instruction, 3-606 MOVDDUP instruction, 3-610 MOVDQ2Q instruction, 3-617 MOVDQA instruction, 3-613 MOVDQU instruction, 3-615 MOVHLPS instruction, 3-619 MOVHPD instruction, 3-621 MOVHPS instruction, 3-623 MOVLHP instruction, 3-626 MOVLHPS instruction, 3-626 MOVLPD instruction, 3-628 MOVLPS instruction, 3-630 MOVMSKPD instruction, 3-632 MOVMSKPS instruction, 3-634 MOVNTDQ instruction, 3-636 MOVNTI instruction, 3-639 MOVNTPD instruction, 3-641 MOVNTPS instruction, 3-644 MOVNTQ instruction, 3-647 MOVQ instruction, 3-606, 3-649 MOVQ2DQ instruction, 3-652 MOVS instruction, 3-654, 4-250 MOVSB instruction, 3-654 MOVSD instruction, 3-654, 3-659 MOVSHDUP instruction, 3-662 MOVSLDUP instruction, 3-665 MOVSQ instruction, 3-654 MOVSS instruction, 3-668 MOVSW instruction, 3-654 MOVSX instruction, 3-671 MOVSXD instruction, 3-671 MOVUPD instruction, 3-673 MOVUPS instruction, 3-676 MOVZX instruction, 3-679 MSRs (model specific registers) reading, 4-239 writing, 4-401 MUL instruction, 3-23, 3-681 MULPD instruction, 3-684 MULPS instruction, 3-687 MULSD instruction, 3-690 MULSS instruction, 3-693 Multi-byte no operation, 4-4, B-16 MWAIT instruction, 3-696 CPUID flag, 3-172 feature data, 3-180

#### Ν

NaN. testing for, 3-404 Near return, RET instruction, 4-253 NEG instruction, 3-541, 4-2 NetBurst microarchitecture (see Intel NetBurst microarchitecture) No operation, 4-4, B-16 Nomenclature, used in instruction reference pages, 3-1 NOP instruction, 4-4 NOT instruction, 3-541, 4-6 Notation bit and byte order, 1-3 exceptions, 1-6 hexadecimal and binary numbers, 1-5 instruction operands, 1-5 reserved bits, 1-4 segmented addressing, 1-5 Notational conventions, 1-3 NT (nested task) flag, EFLAGS register, 3-484

#### 0

OF (carry) flag, EFLAGS register, 3-453 OF (overflow) flag, EFLAGS register, 3-30, 3-465, 3-681, 4-283, 4-298, 4-301, 4-344 Opcode format. 2-3 Opcodes addressing method codes for. A-2 extensions. A-19 extensions tables, A-20 group numbers, A-19 integers one-byte opcodes, A-9 two-byte opcodes. A-11 kev to abbreviations. A-2 look-up examples, A-4, A-19, A-22 ModR/M byte, A-19 one-byte opcodes, A-4, A-9 opcode maps, A-1 operand type codes for, A-3 register codes for. A-4 superscripts in tables, A-7 two-byte opcodes, A-5, A-6, A-11 VMX instructions. B-102 x87 ESC instruction opcodes, A-22 Operands, 1-5 OR instruction, 3-541, 4-8 ORPD instruction, 4-11 ORPS instruction, 4-13 OUT instruction. 4-15 OUTS instruction, 4-17, 4-250 OUTSB instruction. 4-17 OUTSD instruction. 4-17 OUTSW instruction, 4-17 Overflow exception (#OF), 3-465

#### Ρ

P6 family processors description of, 1-1 machine encodings, B-59 PABSB instruction, 4-22 PABSD instruction, 4-22 PABSW instruction, 4-22 PACKSSDW instruction, 4-26 PACKSSWB instruction, 4-26 PACKUSWB instruction, 4-30 PADDB instruction, 4-33 PADDD instruction, 4-33 PADDQ instruction, 4-37 PADDSB instruction, 4-40 PADDSW instruction, 4-40 PADDUSB instruction, 4-44 PADDUSW instruction, 4-44 PADDW instruction, 4-33 PALIGNR instruction, 4-48 PAND instruction, 4-51 PANDN instruction, 4-54 PAUSE instruction, 4-57 PAVGB instruction, 4-58 PAVGW instruction, 4-58 PCE flag, CR4 register, 4-242 PCMPEOB instruction, 4-61 PCMPEQD instruction, 4-61 PCMPEQW instruction, 4-61 PCMPGTB instruction, 4-65 PCMPGTD instruction, 4-65 PCMPGTW instruction, 4-65 PE (protection enable) flag, CRO register, 3-539 Pending break enable, 3-176 Pentium 4 processor, 1-1 Pentium II processor, 1-2 Pentium III processor, 1-2 Pentium Pro processor, 1-2 Pentium processor, 1-1 Pentium processor family processors machine encodings, B-53 Performance-monitoring counters CPUID inquiry for, 3-180 reading, 4-241 PEXTRW instruction, 4-70 PHADDD instruction, 4-73 PHADDSW instruction, 4-76 PHADDW instruction, 4-73 PHSUBD instruction, 4-79 PHSUBSW instruction, 4-82 PHSUBW instruction, 4-79 Pi, 3-342 PINSRW instruction, 4-85, 4-163 PMADDUBSW instruction, 4-88 PMADDUDSW instruction, 4-88 PMADDWD instruction, 4-91 PMAXSW instruction, 4-95 PMAXUB instruction, 4-98 PMINSW instruction, 4-101

PMINUB instruction, 4-104 PMOVMSKB instruction, 4-107 PMULHRSW instruction, 4-110 PMULHUW instruction, 4-113 PMULHW instruction, 4-117 PMULLW instruction, 4-120 PMULUDQ instruction, 4-124 POP instruction, 4-127 POPA instruction, 4-134 POPAD instruction, 4-134 POPF instruction, 4-136 POPFD instruction, 4-136 POPFQ instruction, 4-136 POR instruction, 4-140 PREFETCHh instruction, 4-143 Prefixes Address-size override prefix, 2-2 Branch hints, 2-2 branch hints, 2-2 instruction, description of, 2-2 legacy prefix encodings, B-2 LOCK, 2-2, 3-541 Operand-size override prefix, 2-2 REP or REPE/REPZ, 2-2 REPNE/REPNZ, 2-2 REP/REPE/REPZ/REPNE/REPNZ, 4-248 REX prefix encodings, B-2 Segment override prefixes, 2-2 PSADBW instruction, 4-145 Pseudo-functions VMfail, 5-2 VMfailInvalid, 5-2 VMfailValid, 5-2 VMsucceed. 5-2 PSHUFB instruction, 4-149 PSHUFD instruction, 4-152 PSHUFHW instruction, 4-155 PSHUFLW instruction, 4-158 PSHUFW instruction, 4-161 PSIGNB instruction, 4-163 PSIGND instruction, 4-163 PSIGNW instruction, 4-163 PSLLD instruction, 4-170 PSLLDQ instruction, 4-168 PSLLQ instruction, 4-170 PSLLW instruction, 4-170 PSRAD instruction, 4-175 PSRAW instruction, 4-175 PSRLD instruction, 4-182 PSRLDQ instruction, 4-180 PSRLQ instruction, 4-182 PSRLW instruction, 4-182 PSUBB instruction, 4-187 PSUBD instruction, 4-187 PSUBQ instruction, 4-191 PSUBSB instruction, 4-194 PSUBSW instruction, 4-194 PSUBUSB instruction, 4-198

#### INDEX

PSUBUSW instruction, 4-198 PSUBW instruction, 4-187 PUNPCKHBW instruction, 4-202 PUNPCKHDQ instruction, 4-202 PUNPCKHQDQ instruction, 4-202 PUNPCKHWD instruction, 4-202 PUNPCKLBW instruction, 4-207 PUNPCKLDQ instruction, 4-207 PUNPCKLQDQ instruction, 4-207 PUNPCKLWD instruction, 4-207 PUSH instruction, 4-212 PUSHA instruction, 4-217 PUSHAD instruction, 4-217 PUSHF instruction, 4-220 PUSHFD instruction, 4-220 PXOR instruction, 4-223

#### R

RC (rounding control) field, x87 FPU control word. 3-333, 3-342, 3-384 RCL instruction. 4-226 RCPPS instruction, 4-233 RCPSS instruction, 4-236 RCR instruction, 4-226 RDMSR instruction. 4-239. 4-242. 4-246 CPUID flag, 3-174 RDPMC instruction. 4-241 RDTSC instruction, 4-246 Reg/opcode field, instruction format, 2-4 Related literature, 1-7 Remainder, x87 FPU operation, 3-360 REP/REPE/REPZ/REPNE/REPNZ prefixes, 3-136, 3-462, 4-18, 4-248 Reserved use of reserved bits, 1-4 RET instruction, 4-253 **REX** prefixes addressing modes, 2-11 and INC/DEC. 2-10 encodings, 2-10, B-2 field names, 2-11 ModR/M byte, 2-10 overview. 2-9 REX.B, 2-10 REX.R, 2-10 REX.W, 2-10 special encodings, 2-13 RIP-relative addressing, 2-14 ROL instruction. 4-226 ROR instruction. 4-226 Rounding, round to integer, x87 FPU operation, 3-366 RPL field. 3-63 RSM instruction, 4-265 RSQRTPS instruction, 4-267 RSORTSS instruction. 4-270 R/m field, instruction format, 2-4

#### S

SAL instruction, 4-275 SAR instruction, 4-275 SBB instruction, 3-541, 4-282 Scale (operand addressing), 2-4 Scale, x87 FPU operation, 3-375 Scan string instructions, 4-286 SCAS instruction, 4-250, 4-286 SCASB instruction, 4-286 SCASD instruction, 4-286 SCASW instruction, 4-286 Segment descriptor, segment limit, 3-550 limit, 3-550 registers, moving values to and from, 3-592 selector, RPL field, 3-63 Segmented addressing, 1-5 Self Snoop, 3-176 SETcc instructions, 4-290 SF (sign) flag, EFLAGS register, 3-30 SFENCE instruction, 4-294 SGDT instruction, 4-295 SHAF instruction, 4-273 Shift instructions, 4-275 SHL instruction, 4-275 SHLD instruction, 4-298 SHR instruction, 4-275 SHRD instruction, 4-301 SHUFPD instruction, 4-304 SHUFPS instruction, 4-307 SIB byte, 2-4 32-bit addressing forms of, 2-8 description of, 2-4 SIDT instruction, 4-295, 4-310 Significand, extracting from floating-point number, 3-426 SIMD floating-point exceptions, unmasking, effects of. 3-520 Sine, x87 FPU operation, 3-377, 3-379 SLDT instruction, 4-313 SMSW instruction, 4-315 SpeedStep technology, 3-172 SQRTPD instruction, 4-318 SQRTPS instruction, 4-321 SQRTSD instruction, 4-324 SQRTSS instruction, 4-327 Square root, Fx87 PU operation, 3-382 SS register, 3-522, 3-593, 4-128 SSE extensions cacheability instruction encodings, B-68 CPUID flag, 3-175 floating-point encodings, B-60 instruction encodings, B-60 integer instruction encodings, B-66 memory ordering encodings, B-68 SSE2 extensions cacheability instruction encodings, B-85 CPUID flag, 3-175

floating-point encodings, B-69 integer instruction encodings, B-77 SSE3 CPUID flag, 3-172 SSE3 extensions CPUID flag, 3-172 event mgmt instruction encodings, B-87 floating-point instruction encodings, B-86 integer instruction encodings, B-87, B-88 SSSE3 extensions, B-88 CPUID flag, 3-172 Stack, pushing values on, 4-213 Status flags, EFLAGS register, 3-119, 3-122, 3-301, 3-307, 3-498, 4-292, 4-373 STC instruction, 4-330 STD instruction, 4-331 Stepping information, 3-180 STI instruction, 4-332 STMXCSR instruction, 4-335 STOS instruction, 4-250, 4-337 STOSB instruction, 4-337 STOSD instruction, 4-337 STOSQ instruction, 4-337 STOSW instruction, 4-337 STR instruction, 4-341 String instructions, 3-134, 3-461, 3-543, 3-654, 4-17, 4-286, 4-337 SUB instruction, 3-25, 3-258, 3-541, 4-343 SUBPD instruction, 4-346 SUBSS instruction, 4-355 Summary table notation, 3-7 SWAPGS instruction, 4-358 SYSCALL instruction, 4-360 SYSENTER instruction, 4-362 CPUID flag, 3-174 SYSEXIT instruction, 4-366 CPUID flag, 3-174 SYSRET instruction, 4-370

#### T

Tangent, x87 FPU operation, 3-363 Task register loading, 3-554 storing, 4-341 Task switch CALL instruction. 3-87 return from nested task, IRET instruction, 3-484 TEST instruction, 4-372 Thermal Monitor CPUID flag, 3-176 Thermal Monitor 2, 3-172 CPUID flag, 3-172 Time Stamp Counter, 3-174 Time-stamp counter, reading, 4-246 TLB entry, invalidating (flushing), 3-482 TS (task switched) flag, CRO register, 3-112 TSD flag, CR4 register, 4-246

TSS, relationship to task register, 4-341

#### U

UCOMISD instruction, 4-375 UCOMISS instruction, 4-378 UD2 instruction, 4-381 Undefined, format opcodes, 3-404 Unordered values, 3-303, 3-404, 3-406 UNPCKHPD instruction, 4-382 UNPCKLPD instruction, 4-388 UNPCKLPS instruction, 4-391

#### V

VERR instruction, 4-394 Version information, processor, 3-160 VERW instruction, 4-394 VM (virtual 8086 mode) flag, EFLAGS register, 3-484 VMCALL instruction, 5-1 VMCLEAR instruction, 5-1 VMLAUNCH instruction, 5-1 VMPTRLD instruction, 5-1 VMPTRST instruction, 5-1 VMREAD instruction, 5-1 VMRESUME instruction, 5-1 VMXOFF instruction, 5-1 VMXOFF instruction, 5-1 VMXOFF instruction, 5-1 VMXON instruction, 5-1

#### W

WAIT/FWAIT instructions, 4-397 WBINVD instruction, 4-399 Write-back and invalidate caches, 4-399 WRMSR instruction, 4-401 CPUID flag, 3-174

#### Х

x87 FPU checking for pending x87 FPU exceptions, 4-397 constants. 3-342 initialization, 3-330 instruction opcodes, A-22 x87 FPU control word loading, 3-344, 3-346 RC field, 3-333, 3-342, 3-384 restoring, 3-368 saving, 3-371, 3-390 storing, 3-387 x87 FPU data pointer, 3-346, 3-368, 3-371, 3-390 x87 FPU instruction pointer, 3-346, 3-368, 3-371, 3-390 x87 FPU last opcode, 3-346, 3-368, 3-371, 3-390 x87 FPU status word condition code flags, 3-303, 3-323, 3-404, 3-406, 3-409

#### **INDEX**

loading, 3-346 restoring, 3-368 saving, 3-371, 3-390, 3-393 TOP field, 3-328 x87 FPU flags affected by instructions, 3-15 x87 FPU tag word, 3-346, 3-368, 3-371, 3-390 XADD instruction, 3-541, 4-403 XCHG instruction, 3-541, 4-406 XLAB instruction, 4-409 XLAT instruction, 4-409 XOR instruction, 3-541, 4-411 XORPD instruction, 4-414 XORPS instruction, 4-416

#### Ζ

ZF (zero) flag, EFLAGS register, 3-148, 3-513, 3-547, 3-550, 4-250, 4-394

# INTEL SALES OFFICES

ASIA PACIFIC Australia

Intel Corp Level 2 448 St Kilda Road Melbourne VIC 3004 Australia Fax:613-9862 5599

China Intel Corp. Rm 709, Shaanxi Zhongda Int'l Bldg No.30 Nandajie Street Xian AX710002 China Fax:(86 29) 7203356

Intel Corp. Rm 2710, Metropolian Tower 68 Zourong Rd Chongqing CQ 400015 China

Intel Corp. C1, 15 Flr, Fujian Oriental Hotel No. 96 East Street Fuzhou FJ 350001 China

Intel Corp. Rm 5803 CITIC Plaza 233 Tianhe Rd Guangzhou GD 510613 China

Intel Corp. Rm 1003. Orient Plaza No. 235 Huayuan Street Nangang District Harbin HL 150001 China

Intel Corp. Rm 1751 World Trade Center, No 2 Han Zhong Rd Nanjing JS 210009 China

Intel Corp. Hua Xin International Tower 215 Qing Nian St. ShenYang LN 110015 China

Intel Corp. Suite 1128 CITIC Plaza Jinan 150 Luo Yuan St Jinan SN China

Intel Corp. Suite 412, Holiday Inn Crowne Plaza 31, Zong Fu Street Chengdu SU 610041 China Fax:86-28-6785965

Intel Corp. Room 0724, White Rose Hotel No 750, MinZhu Road WuChang District Wuhan UB 430071 China

India Intel Corp. Paharpur Business Centre 21 Nehru Place New Delhi DH 110019 India

Intel Corp. Hotel Rang Sharda, 6th Floor Bandra Reclamation Mumbai MH 400050 India

Fax:91-22-6415578 Intel Corp. DBS Corporate Club 31A Cathedral Garden Road Chennai TD

600034 India Intel Corp. **DBS Corporate Club** 2nd Floor, 8 A.A.C. Bose Road Calcutta WB 700017 India

#### .Janan Intel Corp. Kokusai Bldg 5F, 3-1-1,

Marunouchi Chiyoda-Ku, Tokyo 1000005 Japan Intel Corp. 2-4-1 Terauchi

Toyonaka-Shi Osaka 5600872 .lanan

Malaysia Intel Corp. Lot 102 1/F Block A Wisma Semantan 12 Jalan Gelenggang Damansara Heights Kuala Lumpur SL 50490 Malavsia

#### Thailand

Intel Corp. 87 M. Thai Tower. 9th Fl. All Seasons Place, Wireless Road Lumpini, Patumwan Bangkok 10330 Thailand

#### Viet Nam

Intel Corp. Hanoi Tung Shing Square, Ste #1106 2 Ngo Quyen St Hoan Kiem District Hanoi Viet Nam

**EUROPE & AFRICA** Belgium Intel Corp. Woluwelaan 158 Diegem 1831 Belgium

Czech Rep Intel Corp. Nahorni 14 Brno 61600 Czech Rep

Denmark Intel Corp Soelodden 13 Maaloev DK2760 Denmark

Germany Intel Corp. Sandstrasse 4 Aichner 86551 Germany

Intel Corp. Dr Weverstrasse 2 Juelich 52428 Germany

Intel Corp. Buchenweg 4 Wildberg 72218 Germany

Intel Corp. Kemnader Strasse 137 Bochum 44797 Germany

Intel Corp. Klaus-Schaefer Strasse 16-18 Erfstadt NW 50374 Germany

Intel Corp. Heldmanskamp 37 Lemgo NW 32657 Germany

Italy Intel Corp Italia Spa Milanofiori Palazzo E/4 Assago Milan 20094 Italy Fax:39-02-57501221

Netherland Intel Corp. Strausslaan 31 Heesch 5384CW Netherland

Poland Intel Poland Developments, Inc Jerozolimskie Business Park Jerozolimskie 146c Warsaw 2305 Poland Fax:+48-22-570 81 40

Portugal Intel Corp. PO Box 20 Alcabideche 2765 Portugal

Spain Intel Corp. Calle Rioja, 9 Bajo F Izquierda Madrid 28042 Spain

South Africa Intel SA Corporation Bldg 14, South Wing, 2nd Floor Uplands, The Woodlands Western Services Road Woodmead 2052 2052 Sth Africa Fax:+27 11 806 4549

Intel Corp. 19 Summit Place, Halfway House Cnr 5th and Harry Galaun Streets Midrad 1685 Sth Africa

United Kingdom Intel Corp. The Manse Silver Lane Needingworth CAMBS PE274SL IIK

Intel Corp. 2 Cameron Close Long Melford SUFFK COTOPTS ŬŘ

Israel Intel Corp. MTM Industrial Center, P.O.Box 498 Haifa 31000 lerapl Fax:972-4-8655444

# LATIN AMERICA & CANADA

Argentina Intel Corp. Dock IV - Bldg 3 - Floor 3 Olga Cossettini 240 Buenos Aires C1107BVA Argentina

Brazil

Intel Corp. Rua Carlos Gomez 111/403 Porto Alegre 90480-003 Brazil

Intel Corp. Av. Dr. Chucri Zaidan 940 - 10th Floor San Paulo 04583-904 Brazil

Intel Corp. Av. Rio Branco, 1 - Sala 1804 Rio de Janeiro 20090-003 Brazil

Columbia Intel Corp. Carrera 7 No. 71021 Torre B, Oficina 603 Santefe de Bogota Columbia

Mexico Intel Corp. Av. Mexico No. 2798-9B, SН Guadalaiara 44680 Mexico

Intel Corp. Torre Esmeralda II. 7th Floor Blvd, Manuel Avila Comacho #36 Mexico Cith DF 11000 Mexico

Intel Corp. Piso 19. Suite 4 Av. Batallon de San Patricio No 111 Monterrey, Nuevo le 66269 Mexico

Canada Intel Corp 168 Bonis Ave. Suite 202 Scarborough MIT3V6 Canada Fax:416-335-7695

Intel Corp. 3901 Highway #7, Suite 403 Vaughan L4L 8L5 Canada Fax:905-856-8868 Intel Corp. 999 CANADA PLACE, Suite 404,#11 Vancouver BC V6C 3E2 Canada Fax:604-844-2813

Intel Corp. 2650 Queensview Drive, Suite 250 Ottawa ON K2B 8H6 Canada Fax:613-820-5936

Intel Corp. 190 Attwell Drive, Suite 500 Rexcdale ON M9W 6H8 Canada Fax:416-675-2438

Intel Corp. 171 St. Clair Ave. E, Suite 6 Toronto ON Canada

Intel Corp. 1033 Oak Meadow Road Oakville ON L6M 1J6 Canada

#### USA California Intel Corp. 551 Lundy Place Milpitas CA 95035-6833 USA Fax:408-451-8266

Intel Corp. 1551 N. Tustin Avenue, Suite 800 Santa Ana CA 92705 USA Fax:714-541-9157

Intel Corp. Executive Center del Mar 12230 El Camino Real Suite 140 San Diego CA 92130 USA Fax:858-794-5805

Intel Corp. 1960 E. Grand Avenue, Suite 150 El Segundo CA 90245 USA Fax:310-640-7133

Intel Corp. 23120 Alicia Parkway, Suite 215 Mission Viejo CA 92692 USA Fax:949-586-9499

Intel Corp. 30851 Agoura Road Suite 202 Agoura Hills CA 91301 USA Fax:818-874-1166 Intel Corp. 28202 Cabot Road, Suite #363 & #371 Laguna Niguel CA 92677 USA Intel Corp. 657 S Cendros Avenue Solana Beach CA 90075 USA

Intel Corp. 43769 Abeloe Terrace Fremont CA 94539 USA Intel Corp. 1721 Warburton, #6 Santa Clara CA 95050 USA

Colorado Intel Corp. 600 S. Cherry Street, Suite 700 Denver CO 80222 USA Fax:303-322-8670

Connecticut Intel Corp. Lee Farm Corporate Pk 83 Wooster Heights Road Danbury CT 6810 USA Fax:203-778-2168

#### Florida Intel Corp. 7777 Glades Road Suite 310B Boca Raton FL 33434 USA Fax:813-367-5452

Georgia Intel Corp. 20 Technology Park, Suite 150 Norcross GA 30092 USA Fax:770-448-0875

Intel Corp. Three Northwinds Center 2500 Northwinds Parkway, 4th Floor Alpharetta GA 30092 USA Fax:770-663-6354

Idaho Intel Corp. 910 W. Main Street, Suite 236 Boise ID 83702 USA Fax:208-331-2295 Illinois Intel Corp. 425 N. Martingale Road Suite 1500 Schaumburg IL 60173 USA Fax:847-605-9762

Intel Corp. 999 Plaza Drive Suite 360 Schaumburg IL 60173 USA

Intel Corp. 551 Arlington Lane South Elgin IL 60177 USA

Indiana Intel Corp. 9465 Counselors Row, Suite 200 Indianapolis IN 46240 USA Fax:317-805-4939

Massachusetts Intel Corp. 125 Nagog Park Acton MA 01720 USA Fax:978-266-3867

Intel Corp. 59 Composit Way suite 202 Lowell MA 01851 USA

Intel Corp. 800 South Street, Suite 100 Waltham MA 02154 USA

Maryland Intel Corp. 131 National Business Parkway, Suite 200 Annapolis Junction MD 20701 USA Fax:301-206-3678

Michigan Intel Corp. 32255 Northwestern Hwy., Suite 212 Farmington Hills MI 48334 USA Fax:248-851-8770

Minnesota Intel Corp. 3600 W 80Th St Suite 450 Bloomington MN 55431 USA Fax:952-831-6497

#### North Carolina

Intel Corp. 2000 CentreGreen Way, Suite 190 Cary NC 27513 USA Fax:919-678-2818

New Hampshire Intel Corp. 7 Suffolk Park Nashua NH 03063 USA

New Jersey Intel Corp. 90 Woodbridge Center Dr, Suite. 240 Woodbridge NJ 07095 USA Fax:732-602-0096

New York Intel Corp. 628 Crosskeys Office Pk Fairport NY 14450 USA Fax:716-223-2561

Intel Corp. 888 Veterans Memorial Highway Suite 530 Hauppauge NY 11788 USA Fax:516-234-5093

Ohio Intel Corp. 3401 Park Center Drive Suite 220 Dayton OH 45414 USA Fax:937-890-8658

Intel Corp. 56 Milford Drive Suite 205 Hudson OH 44236 USA Fax:216-528-1026

Oregon Intel Corp. 15254 NW Greenbrier Parkway, Building B Beaverton OR 97006 USA Fax:503-645-8181

Pennsylvania Intel Corp. 925 Harvest Drive Suite 200 Blue Bell PA

19422 USA Fax:215-641-0785 Intel Corp. 7500 Brooktree

7500 Brooktree Suite 213 Wexford PA 15090 USA Fax:714-541-9157

#### Texas

Intel Corp. 5000 Quorum Drive, Suite 750 Dallas TX 75240 USA Fax:972-233-1325

Intel Corp. 20445 State Highway 249, Suite 300 Houston TX 77070 USA Fax:281-376-2891

Intel Corp. 8911 Capital of Texas Hwy, Suite 4230 Austin TX 78759 USA Fax:512-338-9335

Intel Corp. 7739 La Verdura Drive Dallas TX 75248 USA

Intel Corp. 77269 La Cabeza Drive Dallas TX 75249 USA

Intel Corp. 3307 Northland Drive Austin TX 78731 USA

Intel Corp. 15190 Prestonwood Blvd. #925 Dallas TX 75248 USA Intel Corp.

Washington Intel Corp. 2800 156Th Ave. SE Suite 105 Bellevue WA 98007 USA Fax:425-746-4495

Intel Corp. 550 Kirkland Way Suite 200 Kirkland WA 98033 USA

Wisconsin Intel Corp. 405 Forest Street Suites 109/112 Oconomowoc Wi 53066

USA